5秒后页面跳转
74HC08DR2G PDF预览

74HC08DR2G

更新时间: 2024-09-29 08:03:39
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 122K
描述
Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS

74HC08DR2G 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:7.52系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e3
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:AND GATE最大I(ol):0.004 A
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/6 V
Prop。Delay @ Nom-Sup:22 ns传播延迟(tpd):110 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.75 mm子类别:Gates
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
Base Number Matches:1

74HC08DR2G 数据手册

 浏览型号74HC08DR2G的Datasheet PDF文件第2页浏览型号74HC08DR2G的Datasheet PDF文件第3页浏览型号74HC08DR2G的Datasheet PDF文件第4页浏览型号74HC08DR2G的Datasheet PDF文件第5页浏览型号74HC08DR2G的Datasheet PDF文件第6页浏览型号74HC08DR2G的Datasheet PDF文件第7页 
74HC08  
Quad 2−Input AND Gate  
HighPerformance SiliconGate CMOS  
The 74HC08 is identical in pinout to the LS08. The device inputs are  
compatible with Standard CMOS outputs; with pullup resistors, they  
are compatible with LSTTL outputs.  
http://onsemi.com  
MARKING  
Features  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
DIAGRAMS  
14  
Low Input Current: 1.0 mA  
SOIC14  
D SUFFIX  
CASE 751A  
HC08G  
AWLYWW  
14  
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance With the JEDEC Standard No. 7A Requirements  
ESD Performance: HBM > 2000 V; Machine Model > 200 V  
Chip Complexity: 24 FETs or 6 Equivalent Gates  
These are PbFree Devices  
1
1
14  
HC  
08  
TSSOP14  
DT SUFFIX  
CASE 948G  
LOGIC DIAGRAM  
ALYW G  
1
1
G
A1  
3
1
Y1  
2
B1  
4
A2  
6
HC08  
A
= Device Code  
= Assembly Location  
WL or L = Wafer Lot  
= Year  
WW or W = Work Week  
Y2  
5
B2  
Y = AB  
9
Y
A3  
8
Y3  
10  
G or G  
= PbFree Package  
B3  
(Note: Microdot may be in either location)  
12  
A4  
11  
Y4  
13  
B4  
PIN 14 = V  
CC  
PIN 7 = GND  
FUNCTION TABLE  
Inputs  
Output  
Y
A
B
Pinout: 14Lead Packages (Top View)  
L
L
L
H
L
L
L
V
B4  
13  
A4  
12  
Y4  
11  
B3  
10  
A3  
9
Y3  
8
CC  
14  
H
H
L
H
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 2 of this data sheet.  
1
2
3
4
5
6
7
A1  
B1  
Y1  
A2  
B2  
Y2 GND  
©
Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
March, 2007 Rev. 1  
74HC08/D  
 

74HC08DR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC08ADR2 ONSEMI

完全替代

Quad 2-Input AND Gate
MC74HC08AD ONSEMI

完全替代

Quad 2-Input AND Gate
MC74HC08ADR2G ONSEMI

类似代替

Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS

与74HC08DR2G相关器件

型号 品牌 获取价格 描述 数据表
74HC08D-T ETC

获取价格

Quad 2-input AND Gate
74HC08DTR2G ONSEMI

获取价格

Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS
74HC08N NXP

获取价格

Quad 2-input AND gate
74HC08N,652 NXP

获取价格

74HC08N
74HC08NB NXP

获取价格

暂无描述
74HC08N-B PHILIPS

获取价格

AND Gate, CMOS, PDIP14
74HC08PW NXP

获取价格

Quad 2-input AND gate
74HC08PW NEXPERIA

获取价格

Quad 2-input AND gateProduction
74HC08PW,118 NXP

获取价格

74HC(T)08 - Quad 2-input AND gate TSSOP 14-Pin
74HC08PW-Q100 NEXPERIA

获取价格

Quad 2-input AND gate