5秒后页面跳转
74FCT163H245CPACT PDF预览

74FCT163H245CPACT

更新时间: 2024-11-25 22:14:11
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 69K
描述
16-Bit Transceivers

74FCT163H245CPACT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP48,.3,20针数:48
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.39
控制类型:COMMON CONTROL计数方向:BIDIRECTIONAL
系列:FCTJESD-30 代码:R-PDSO-G48
长度:12.5 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.024 A位数:16
功能数量:1端口数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP48,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3/3.3 VProp。Delay @ Nom-Sup:4.1 ns
传播延迟(tpd):4.1 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:6.1 mm
Base Number Matches:1

74FCT163H245CPACT 数据手册

 浏览型号74FCT163H245CPACT的Datasheet PDF文件第2页浏览型号74FCT163H245CPACT的Datasheet PDF文件第3页浏览型号74FCT163H245CPACT的Datasheet PDF文件第4页浏览型号74FCT163H245CPACT的Datasheet PDF文件第5页浏览型号74FCT163H245CPACT的Datasheet PDF文件第6页浏览型号74FCT163H245CPACT的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT163245  
CY74FCT163H245  
SCCS051 - February 1997 - Revised March 2000  
16-Bit Transceivers  
Features  
Functional Description  
• Low power, pin-compatible replacement for LCX and  
LPT families  
• 5V tolerant inputs and outputs  
These 16-bit transceivers are designed for use in bidirectional  
synchronous communication between two buses, where high  
speed and low power are required. Direction of data flow is  
controlled by (DIR), the Output Enable (OE) transfers data  
when LOW and isolates the buses when HIGH. The outputs  
are 24-mA balanced output drivers with current limiting  
resistors to reduce the need for external terminating resistors  
and provide for minimal undershoot and reduced ground  
bounce..  
• 24 mA balanced drive outputs  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for reduced noise  
• FCT-C speed at 4.1 ns  
• Latch-up performance exceeds JEDEC standard no. 17  
• Typical output skew < 250ps  
The CY74FCT163H245 has “bus hold” on the data inputs,  
which retains the input’s last state whenever the input goes to  
high impedance. This eliminates the need for pull-up/down  
resistors and prevents floating inputs.  
• Industrial temperature range of –40˚C to +85˚C  
• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)  
• TypicalV  
olp  
(groundbounce)performanceexceedsMil  
Std 883D  
The CY74FCT163245 is designed with inputs and outputs  
capable of being driven by 5.0V buses, allowing its use in  
mixed voltage systems as a translator. The outputs are also  
designed with a power off disable feature enabling its use in  
applications requiring live insertion.  
• VCC = 2.7V to 3.6V  
• ESD (HBM) > 2000V  
CY74FCT163H245  
• Bus hold on data inputs  
• Eliminates the need for external pull-up or pull-down  
resistors  
• Devices with bus hold are not recommended for trans-  
lating rail-to-rail CMOS signals to 3.3V logic levels  
Logic Block Diagrams CY74FCT163245, CY74FCT163H245  
Pin Configuration  
SSOP/TSSOP  
Top View  
DIR  
DIR  
2
1
OE  
OE  
1
2
3
4
48  
47  
46  
DIR  
B
OE  
1
2
1
1
1
1
A
1
1
1
1
2
A
A
1
1
1
2
B
A
2
GND  
B
GND  
A
45  
44  
43  
42  
41  
B
B
B
B
1
1
2
2
1
5
6
7
8
9
1
1
3
4
1
3
A
A
2
1
1
2
2
2
B
A
4
1
V
CC  
V
CC  
1
2
2
163245  
163H245  
B
A
5
1
1
5
6
1
1
A
3
A
3
B
A
6
40  
39  
38  
37  
36  
35  
34  
B
B
3
1
3
2
GND  
GND  
10  
11  
B
A
7
1
1
7
8
1
1
A
A
4
1
4
2
2
B
A
8
12  
13  
B
B
B
B
1
4
2
2
4
B
B
A
1
2
2
1
2
2
14  
15  
16  
17  
18  
A
2
A
A
5
2
1
5
GND  
GND  
1
5
5
33  
32  
31  
30  
29  
28  
27  
26  
25  
B
3
B
4
A
3
2
2
2
2
A
A
6
A
4
1
6
2
2
V
V
CC  
CC  
B
B
B
B
B
6
B
7
B
8
1
1
1
6
7
8
2
2
2
A
5
19  
20  
21  
22  
23  
24  
2
5
6
2
2
A
A
7
B
A
6
1
7
2
GND  
B
GND  
A
2
2
7
8
2
7
A
A
8
B
A
1
8
2
2
2
8
DIR  
OE  
2
Copyright © 2000, Texas Instruments Incorporated  

与74FCT163H245CPACT相关器件

型号 品牌 获取价格 描述 数据表
74FCT163H245CPVCT TI

获取价格

16-Bit Transceivers
74FCT163H374CPACT TI

获取价格

16-Bit Registers
74FCT163H374CPVCT TI

获取价格

16-Bit Registers
74FCT163H501CPACT TI

获取价格

18-Bit Registered Transceivers
74FCT163H501CPVCT TI

获取价格

18-Bit Registered Transceivers
74FCT163H952CPACT TI

获取价格

16-Bit Registered Transceivers
74FCT163H952CPVCT TI

获取价格

16-Bit Registered Transceivers
74FCT163TD IDT

获取价格

Binary Counter, CDIP16, CERDIP-16
74FCT163TDB IDT

获取价格

Binary Counter, CDIP16, CERDIP-16
74FCT163TE IDT

获取价格

Binary Counter, CDFP16, CERPACK-16