5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74FCT162501ETPVCT
74FCT162501ETPVCT PDF预览

74FCT162501ETPVCT

更新时间： 2024-11-25 22:49:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
8页 68K
描述
18-Bit Registered Transceivers

阅读下载

中文翻译

获取价格

74FCT162501ETPVCT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP56,.4针数：56
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.24控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：FCT
JESD-30 代码：R-PDSO-G56长度：18.415 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.024 A
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE WITH SERIES RESISTOR输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP56,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
Prop。Delay @ Nom-Sup：3.7 ns传播延迟（tpd）：4.2 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：POSITIVE EDGE宽度：7.49 mm
Base Number Matches：1

74FCT162501ETPVCT 数据手册

 浏览型号74FCT162501ETPVCT的Datasheet PDF文件第2页浏览型号74FCT162501ETPVCT的Datasheet PDF文件第3页浏览型号74FCT162501ETPVCT的Datasheet PDF文件第4页浏览型号74FCT162501ETPVCT的Datasheet PDF文件第5页浏览型号74FCT162501ETPVCT的Datasheet PDF文件第6页浏览型号74FCT162501ETPVCT的Datasheet PDF文件第7页 
1CY74FCT162H501  
T
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT16501T  
CY74FCT162501T  
CY74FCT162H501T  
SCCS057 - August 1994 - Revised March 2000  
18-Bit Registered Transceivers  
Features  
Functional Description  
• FCT-E speed at 3.8 ns  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
• Typical output skew < 250 ps  
• ESD > 2000V  
• TSSOP (19.6 mil pitch) and SSOP (25-mil pitch)  
packages  
• Industrial temperature range of −40˚C to +85˚C  
• VCC = 5V ± 10%  
These 18-bit universal bus transceivers can be operated in  
transparent, latched or clock modes by combining D-type  
latches and D-type flip-flops. Data flow in each direction is  
controlled by output enable (OEAB and OEBA), latch enable  
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For  
A-to-B data flow, the device operates in transparent mode  
when LEAB is HIGH. When LEAB is LOW, the A data is latched  
if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW,  
the A bus data is stored in the latch/flip-flop on the  
LOW-to-HIGH transition of CLKAB. OEAB performs the output  
enable function on the B port. Data flow from B-to-A is similar  
to that of A-to-B and is controlled by OEBA, LEBA, and CLKBA.  
The output buffers are designed with a power-off disable  
feature to allow live insertion of boards.  
CY74FCT16501T Features:  
• 64 mA sink current, 32 mA source current  
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,  
TA = 25˚C  
The CY74FCT16501T is ideally suited for driving  
high-capacitance loads and low-impedance backplanes.  
THE CY74FCT162501T has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for minimal  
CY74FCT162501T Features:  
• Balanced 24 mA output drivers  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,  
TA= 25˚C  
undershoot  
and  
reduced  
ground  
bounce.  
The  
CY74FCT162501T is ideal for driving transmission lines.  
The CY74FCT162H501T is a 24-mA balanced output part, that  
has “bus hold” on the data inputs. The device retains the input’s  
last state whenever the input goes to high impedance. This  
eliminates the need for pull-up/down resistors and prevents  
floating inputs.  
CY74FCT162H501T Features:  
• Bus hold retains last active state  
• Eliminates the need for external pull-up or pull-down  
resistors  
Pin Configuration  
SSOP/TSSOP  
Functional Block Diagram  
Top View  
OEAB  
LEAB  
1
2
56  
55  
GND  
CLKAB  
A
1
B
1
GND  
3
4
54  
53  
GND  
A
2
B
2
5
6
7
8
9
52  
51  
50  
49  
48  
OEAB  
CLKBA  
LEBA  
A
B
3
3
V
CC  
V
CC  
A
4
B
4
A
A
B
5
5
6
B
6
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEBA  
CLKAB  
LEAB  
GND  
GND  
A
7
B
7
A
A
B
8
8
9
B
9
A
A
A
B
10  
10  
C
D
C
D
B
11  
B
1
11  
12  
A
1
B
12  
GND  
GND  
B
13  
A
13  
C
D
C
D
A
B
14  
14  
A
B
15  
15  
V
CC  
V
CC  
A
A
B
16  
16  
17  
B
17  
GND  
GND  
B
18  
FCT16501-1  
TO 17 OTHER CHANNELS  
A
18  
CLKBA  
GND  
OEBA  
LEBA  
FCT16501-2  
Copyright © 2000, Texas Instruments Incorporated  
12345678

中文翻译

下载PDF

与74FCT162501ETPVCT相关器件

型号 品牌 获取价格 描述 数据表
74FCT162511ATPVGB IDT

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, GREEN,
74FCT162511CTE IDT

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, CERPACK
74FCT162511CTPAG8 IDT

获取价格

 		TSSOP-56, Reel
74FCT162543ATPACT TI

获取价格

 		16-Bit Latched Transceivers
74FCT162543CTPACT TI

获取价格

 		16-Bit Latched Transceivers
74FCT162543CTPVCG4 TI

获取价格

 		16-Bit Registered Transceivers with 3-State Outputs 56-SSOP -40 to 85
74FCT162543CTPVCT TI

获取价格

 		16-Bit Latched Transceivers
74FCT162543ETPACT TI

获取价格

 		16-Bit Latched Transceivers
74FCT162543ETPVCT TI

获取价格

 		16-Bit Latched Transceivers
74FCT162543TPVCTG4 TI

获取价格

 		16-Bit Registered Transceivers with 3-State Outputs 56-SSOP -40 to 85

与74FCT162501ETPVCT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证