5秒后页面跳转
74F74PC PDF预览

74F74PC

更新时间: 2024-09-18 22:37:03
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 77K
描述
Dual D-Type Positive Edge-Triggered Flip-Flop

74F74PC 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, PLASTIC, MS-001, DIP-14
针数:14Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.08Is Samacsys:N
系列:F/FASTJESD-30 代码:R-PDIP-T14
JESD-609代码:e3长度:19.18 mm
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:100000000 Hz
最大I(ol):0.02 A位数:1
功能数量:2端子数量:14
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT APPLICABLE电源:5 V
最大电源电流(ICC):16 mA传播延迟(tpd):9.2 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT APPLICABLE
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:100 MHzBase Number Matches:1

74F74PC 数据手册

 浏览型号74F74PC的Datasheet PDF文件第2页浏览型号74F74PC的Datasheet PDF文件第3页浏览型号74F74PC的Datasheet PDF文件第4页浏览型号74F74PC的Datasheet PDF文件第5页浏览型号74F74PC的Datasheet PDF文件第6页浏览型号74F74PC的Datasheet PDF文件第7页 
April 1988  
Revised September 2000  
74F74  
Dual D-Type Positive Edge-Triggered Flip-Flop  
the outputs until the next rising edge of the Clock Pulse  
input.  
General Description  
The F74 is a dual D-type flip-flop with Direct Clear and Set  
inputs and complementary (Q, Q) outputs. Information at  
the input is transferred to the outputs on the positive edge  
of the clock pulse. Clock triggering occurs at a voltage level  
of the clock pulse and is not directly related to the transition  
time of the positive-going pulse. After the Clock Pulse input  
threshold voltage has been passed, the Data input is  
locked out and information present will not be transferred to  
Asynchronous Inputs:  
LOW input to SD sets Q to HIGH level  
LOW input to CD sets Q to LOW level  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD  
makes both Q and Q HIGH  
Ordering Code:  
Order Number Package Number  
Package Description  
74F74SC  
74F74SJ  
74F74PC  
M14A  
M14D  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 2000 Fairchild Semiconductor Corporation  
DS009469  
www.fairchildsemi.com  

74F74PC 替代型号

型号 品牌 替代类型 描述 数据表
74ACT74PC FAIRCHILD

类似代替

Dual D-Type Positive Edge-Triggered Flip-Flop
SN74ACT74N TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74F74N TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与74F74PC相关器件

型号 品牌 获取价格 描述 数据表
74F74PC_NL FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
74F74PCQM FAIRCHILD

获取价格

D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP14,
74F74PCQR FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
74F74PCQR NSC

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,F-TTL,DIP,14PIN,PLASTIC
74F74PCX FAIRCHILD

获取价格

Dual D-Type Positive Edge-Triggered Flip-Flop
74F74QC TI

获取价格

IC,FLIP-FLOP,DUAL,D TYPE,F-TTL,LDCC,20PIN,PLASTIC
74F74SC NSC

获取价格

Dual D-Type Positive Edge-Triggered Flip-Flop
74F74SC FAIRCHILD

获取价格

Dual D-Type Positive Edge-Triggered Flip-Flop
74F74SCQR FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,
74F74SCSCX FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output,