5秒后页面跳转
74F552VCQR PDF预览

74F552VCQR

更新时间: 2024-09-18 13:04:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 83K
描述
Registered Bus Transceiver, F/FAST Series, 1-Func, 8-Bit, True Output, TTL, PDSO28, 0.300 INCH, SOIC-28

74F552VCQR 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknown风险等级:5.53
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION系列:F/FAST
JESD-30 代码:R-PDSO-G28长度:17.9 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER位数:8
功能数量:1端口数量:2
端子数量:28最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):10.5 ns
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:7.5 mm
Base Number Matches:1

74F552VCQR 数据手册

 浏览型号74F552VCQR的Datasheet PDF文件第2页浏览型号74F552VCQR的Datasheet PDF文件第3页浏览型号74F552VCQR的Datasheet PDF文件第4页浏览型号74F552VCQR的Datasheet PDF文件第5页浏览型号74F552VCQR的Datasheet PDF文件第6页浏览型号74F552VCQR的Datasheet PDF文件第7页 
April 1988  
Revised March 2000  
74F552  
Octal Registered Transceiver with Parity and Flags  
General Description  
Features  
The 74F552 octal transceiver contains two 8-bit registers  
for temporary storage of data flowing in either direction.  
Each register has its own clock pulse and clock enable  
input as well as a flag flip-flop that is set automatically as  
the register is loaded. The flag output will be reset when  
the output enable returns to HIGH after reading the output  
port. Each register has a separate output enable control for  
its 3-STATE buffer. The separate Clocks, Flags, and  
Enables provide considerable flexibility as I/O ports for  
demand-response data transfer. When data is transferred  
from the A Port to the B Port, a parity bit is generated. On  
the other hand, when data is transferred from the B Port to  
the A Port, the parity of input data on B0–B7 is checked.  
8-Bit bidirectional I/O Port with handshake  
Register status flag flip-flops  
Separate clock enable and output enable  
Parity generation and parity check  
B-outputs sink 64 mA  
3-STATE outputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74F552SC  
74F552QC  
M28B  
V28A  
28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagrams  
Pin Assignments for SOIC  
Pin Assignments for PLCC  
© 2000 Fairchild Semiconductor Corporation  
DS009561  
www.fairchildsemi.com  

与74F552VCQR相关器件

型号 品牌 获取价格 描述 数据表
74F557DC FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CDIP40, CERAMIC, DIP-40
74F557DCQR FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CDIP40, CERAMIC, DIP-40
74F557L1C FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CQCC44, CERAMIC, LCC-44
74F557L1CQR FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CQCC44, CERAMIC, LCC-44
74F557PC FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, PDIP40, PLASTIC, DIP-40
74F557PCQR FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, PDIP40, PLASTIC, DIP-40
74F557SDC FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CDIP40, SLIM, CERAMIC, DIP-40
74F557SDCQR FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, CDIP40, SLIM, CERAMIC, DIP-40
74F557SPC FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, PDIP40, SLIM, PLASTIC, DIP-40
74F557SPCQR FAIRCHILD

获取价格

Multiplier, F/FAST Series, 8-Bit, TTL, PDIP40, SLIM, PLASTIC, DIP-40