5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74AVCH24T245ZRGR
74AVCH24T245ZRGR PDF预览

74AVCH24T245ZRGR

更新时间： 2024-11-19 08:03:19
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
15页 347K
描述
24-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74AVCH24T245ZRGR 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：BGA包装说明：VFBGA, BGA83,6X14,25
针数：83Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.61
控制类型：COMMON CONTROL计数方向：BIDIRECTIONAL
系列：AVCJESD-30 代码：R-PBGA-B83
长度：10 mm负载电容（CL）：15 pF
逻辑集成电路类型：BUS TRANSCEIVER最大I（ol）：0.008 A
位数：4功能数量：6
端口数量：2端子数量：83
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：VFBGA
封装等效代码：BGA83,6X14,25封装形状：RECTANGULAR
封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：1.5/3.3 V
Prop。Delay @ Nom-Sup：6.2 ns传播延迟（tpd）：6.2 ns
认证状态：Not Qualified座面最大高度：1 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.2 V标称供电电压 (Vsup)：1.5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：BALL
端子节距：0.65 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：1.5/3.3V &1.5/3.3V
宽度：4.5 mmBase Number Matches：1

74AVCH24T245ZRGR 数据手册

 浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第2页浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第3页浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第4页浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第5页浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第6页浏览型号74AVCH24T245ZRGR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇꢈ ꢃꢉ ꢈꢃ ꢊ  
ꢈ ꢃ ꢋꢌꢍ ꢉ ꢎꢏꢄ ꢐꢋꢀ ꢏꢑꢑꢐꢒ ꢌꢏꢀ ꢉ ꢓꢄꢁꢀ ꢆꢔ ꢍ ꢅꢔ ꢓ  
ꢕ
ꢍ
ꢉ
ꢇ
ꢆ
ꢖ
ꢁ
ꢗ
ꢍ
ꢘ
ꢏ
ꢓ
ꢄ
ꢌ
ꢐ
ꢔ
ꢅ
ꢖ
ꢐ
ꢉ
ꢄ
ꢘ
ꢔ
ꢉ
ꢓ
ꢄ
ꢁ
ꢀ
ꢐ
ꢄ
ꢉ
ꢍ
ꢖ
ꢁ
ꢄ
ꢁ
ꢎ
ꢙ
ꢋ
ꢀ
ꢉ
ꢄ
ꢉ
ꢔ
ꢖ
ꢏ
ꢉ
ꢑ
ꢏ
ꢉ
ꢀ
SCES588B – AUGUST 2004 − REVISED MARCH 2005  
D
D
Control Inputs V /V Levels Are  
D
D
I/Os Are 4.6-V Tolerant  
IH IL  
Referenced to V  
Voltage  
CCA  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
V
Isolation Feature − If Either V  
Input  
CC  
CC  
Is at GND, All Outputs Are in the  
High-Impedance State  
D
D
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
D
Overvoltage-Tolerant Inputs/Outputs Allow  
Mixed-Voltage-Mode Data Communications  
ESD Protection Exceeds JESD 22  
− 8000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Fully Configurable Dual-Rail Design Allows  
Each Port to Operate Over the Full 1.2-V to  
3.6-V Power-Supply Range  
− 1000-V Charged-Device Model (C101)  
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
description/ordering information  
This 24-bit noninverting bus transceiver uses two separate configurable power-supply rails. The  
SN74AVCH24T245 is optimized to operate with V  
as low as 1.2 V. The A port is designed to track V  
/V  
set at 1.4 V to 3.6 V. It is operational with V  
accepts any supply voltage from 1.2 V to 3.6 V. The  
/V  
CCA CCB  
CCA CCB  
. V  
CCA CCA  
B port is designed to track V  
. V  
accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal  
CCB CCB  
low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.  
The SN74AVCH24T245 is designed for asynchronous communication between data buses. The device  
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the  
direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are  
effectively isolated.  
The SN74AVCH24T245 is designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 5DIR, 6DIR, 1OE, 2OE,  
3OE, 4OE, 5OE, and 6OE) are supplied by V  
.
CCA  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
The V  
state.  
isolation feature ensures that if either V  
input is at GND, then both ports are in the high-impedance  
CC  
CC  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CCA  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
LFBGA − GRG  
LFBGA − ZRG (Pb-free)  
74AVCH24T245GRGR  
74AVCH24T245ZRGR  
−40°C to 85°C  
Tape and reel  
WL245  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢑ
ꢑ
ꢓ
ꢖ
ꢩ
ꢎ
ꢤ
ꢏ
ꢆ
ꢢ
ꢉ
ꢣ
ꢍ
ꢝ
ꢖ
ꢛ
ꢁ
ꢜ
ꢎ
ꢄ
ꢉ
ꢄ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢉꢥ  
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢪ
Copyright 2005, Texas Instruments Incorporated  
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢬ
ꢠ
ꢍ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢭ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢑ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与74AVCH24T245ZRGR相关器件

型号 品牌 获取价格 描述 数据表
74AVCH2T45 NXP

获取价格

 		Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74AVCH2T45 SGMICRO

获取价格

 		2-Bit Dual-Supply Voltage Level Transceiver with 3-State Outputs
74AVCH2T45DC NXP

获取价格

 		Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74AVCH2T45DC NEXPERIA

获取价格

 		Dual-bit, dual-supply voltage level translato
74AVCH2T45DC-Q100 NEXPERIA

获取价格

 		Dual-bit, dual-supply voltage level translato
74AVCH2T45DCTRE4 TI

获取价格

 		DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
74AVCH2T45DCTRG4 TI

获取价格

 		DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
74AVCH2T45DCTTE4 TI

获取价格

 		DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
74AVCH2T45DCURE4 TI

获取价格

 		DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT
74AVCH2T45DCURG4 TI

获取价格

 		DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUT

与74AVCH24T245ZRGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证