5秒后页面跳转
74AVC4T245-Q100 PDF预览

74AVC4T245-Q100

更新时间: 2024-11-29 01:09:11
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
25页 350K
描述
4-bit dual supply translating transceiver with configurable voltage translation 3-state

74AVC4T245-Q100 数据手册

 浏览型号74AVC4T245-Q100的Datasheet PDF文件第2页浏览型号74AVC4T245-Q100的Datasheet PDF文件第3页浏览型号74AVC4T245-Q100的Datasheet PDF文件第4页浏览型号74AVC4T245-Q100的Datasheet PDF文件第5页浏览型号74AVC4T245-Q100的Datasheet PDF文件第6页浏览型号74AVC4T245-Q100的Datasheet PDF文件第7页 
74AVC4T245-Q100  
4-bit dual supply translating transceiver with configurable  
voltage translation; 3-state  
Rev. 4 — 13 June 2019  
Product data sheet  
1. General description  
The 74AVC4T245-Q100 is an 4-bit, dual supply transceiver that enables bidirectional level  
translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features  
four 2-bit input-output ports (nAn and nBn), a direction control input (nDIR), a output enable  
input (nOE) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied  
at any voltage between 0.8 V and 3.6 V making the device suitable for translating between  
any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nAn, nOE and  
nDIR are referenced to VCC(A) and pins nBn are referenced to VCC(B). A HIGH on nDIR allows  
transmission from nAn to nBn and a LOW on nDIR allows transmission from nBn to nAn. The  
output enable input (nOE) can be used to disable the outputs so the buses are effectively isolated.  
The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing any damaging backflow current through the device when it is  
powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both nAn and nBn  
are in the high-impedance OFF-state.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range:  
VCC(A): 0.8 V to 3.6 V  
VCC(B): 0.8 V to 3.6 V  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 Class 3B exceeds 8000 V  
HBM JESD22-A114E Class 3B exceeds 8000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)  
Maximum data rates:  
380 Mbit/s (≥ 1.8 V to 3.3 V translation)  
200 Mbit/s (≥ 1.1 V to 3.3 V translation)  
200 Mbit/s (≥ 1.1 V to 2.5 V translation)  
200 Mbit/s (≥ 1.1 V to 1.8 V translation)  
150 Mbit/s (≥ 1.1 V to 1.5 V translation)  
100 Mbit/s (≥ 1.1 V to 1.2 V translation)  
Suspend mode  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
 
 

与74AVC4T245-Q100相关器件

型号 品牌 获取价格 描述 数据表
74AVC4T245QRGYRQ1 TI

获取价格

4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVC4T245RGYRG4 TI

获取价格

4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVC4T245RSVRG4 TI

获取价格

4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74AVC4T245RSVR-NT TI

获取价格

Dual-Bit Bus Transceiver with Configurable Voltage Translation and 3-State Outputs
74AVC4T3144GU12 NEXPERIA

获取价格

4-bit dual-supply buffer/level translator; 3-stateProduction
74AVC4T3144GU12-Q100 NEXPERIA

获取价格

4-bit dual-supply buffer/level translator; 3-stateProduction
74AVC4T774 NEXPERIA

获取价格

4-bit dual supply translating transceiver 3-state
74AVC4T774BQ NEXPERIA

获取价格

4-bit dual supply translating transceiver 3-state
74AVC4T774BQ-Q100 NEXPERIA

获取价格

4-bit dual supply translating transceiver; 3-stateProduction
74AVC4T774GU NEXPERIA

获取价格

4-bit dual supply translating transceiver 3-state