5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74AVC16269DGGRG4
74AVC16269DGGRG4 PDF预览

74AVC16269DGGRG4

更新时间： 2024-11-16 12:50:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
17页 501K
描述
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74AVC16269DGGRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP56,.3,20针数：56
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.84Is Samacsys：N
其他特性：WITH SYNCHRONOUS O/P ENABLES AND MUX SELECT系列：AVC
JESD-30 代码：R-PDSO-G56JESD-609代码：e4
长度：14 mm逻辑集成电路类型：BUS EXCHANGER
湿度敏感等级：1位数：12
功能数量：1端口数量：3
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3.3 V
传播延迟（tpd）：9.5 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Other Logic ICs
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.4 V
标称供电电压 (Vsup)：1.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6.1 mm
Base Number Matches：1

74AVC16269DGGRG4 数据手册

 浏览型号74AVC16269DGGRG4的Datasheet PDF文件第2页浏览型号74AVC16269DGGRG4的Datasheet PDF文件第3页浏览型号74AVC16269DGGRG4的Datasheet PDF文件第4页浏览型号74AVC16269DGGRG4的Datasheet PDF文件第5页浏览型号74AVC16269DGGRG4的Datasheet PDF文件第6页浏览型号74AVC16269DGGRG4的Datasheet PDF文件第7页 
SN74AVC16269  
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES152G–DECEMBER 1998–REVISED MAY 2005  
FEATURES  
•
•
•
•
Overvoltage-Tolerant Inputs/Outputs Allow  
Mixed-Voltage-Mode Data Communications  
•
•
•
Member of the Texas Instruments Widebus™  
Family  
Ioff Supports Partial-Power-Down Mode  
Operation  
EPIC™ (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
DOC™ (Dynamic Output Control) Circuit  
Dynamically Changes Output Impedance,  
Resulting in Noise Reduction Without Speed  
Degradation  
Package Options Include Plastic Thin Shrink  
Small-Outline (DGG) and Thin Very  
Small-Outline (DGV) Packages  
•
Dynamic Drive Capability Is Equivalent to  
Standard Outputs With IOH and IOL of ±24 mA  
at 2.5-V VCC  
DESCRIPTION  
A Dynamic Output Control (DOC™) circuit is implemented, which, during the transition, initially lowers the output  
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows  
typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At  
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a  
high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family  
Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry  
Technology and Applications, literature number SCEA009.  
3.2  
T
A
= 25°C  
T
A
= 25°C  
Process = Nominal  
Process = Nominal  
2.8  
2.4  
2.0  
2.8  
2.4  
2.0  
V
CC  
= 3.3 V  
1.6  
1.2  
0.8  
0.4  
1.6  
1.2  
0.8  
0.4  
V
CC  
= 2.5 V  
V
CC  
= 1.8 V  
V
CC  
= 3.3 V  
V
CC  
= 2.5 V  
V
CC  
= 1.8 V  
0
17  
34  
51  
68  
85 102 119 136 153 170  
-160 -144 -128 -112 -96 -80 -64 -48 -32 -16  
- Output Current - mA  
0
I
- Output Current - mA  
I
OH  
OL  
Figure 1. Output Voltage vs Output Current  
This 12-bit to 24-bit registered bus exchanger is operational at 1.2-V to 3.6-V VCC, but is designed specifically for  
1.65-V to 3.6-V VCC operation.  
The SN74AVC16269 is used in applications in which two separate ports must be multiplexed onto, or  
demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous  
DRAMs and high-speed microprocessors.  
Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the  
appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit  
words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage  
register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output  
permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, EPIC, DOC are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1998–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
 
1234567...17

中文翻译

下载PDF

与74AVC16269DGGRG4相关器件

型号 品牌 获取价格 描述 数据表
74AVC16334A NXP

获取价格

 		16-bit registered driver with inverted register enable and Dynamic Controlled OutputsE (3-
74AVC16334ADGG NXP

获取价格

 		16-bit registered driver with inverted register enable and Dynamic Controlled Outputs(tm)
74AVC16334ADGG,512 NXP

获取价格

 		74AVC16334A - 16-bit registered driver with i
74AVC16373 NXP

获取价格

 		16-bit D-type transparent latch; 3.6 V tolerant; 3-state
74AVC16373DG NXP

获取价格

 		IC AVC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362,
74AVC16373DGG NXP

获取价格

 		16-bit D-type transparent latch; 3.6 V tolerant; 3-state
74AVC16373DGG,112 NXP

获取价格

 		74AVC16373 - 16-bit D-type transparent latch; 3.6 V tolerant; 3-state TSSOP 48-Pin
74AVC16373DGG,118 NXP

获取价格

 		74AVC16373 - 16-bit D-type transparent latch; 3.6 V tolerant; 3-state TSSOP 48-Pin
74AVC16373DGG,512 NXP

获取价格

 		74AVC16373 - 16-bit D-type transparent latch; 3.6 V tolerant; 3-state TSSOP 48-Pin
74AVC16373DGG,518 NXP

获取价格

 		74AVC16373 - 16-bit D-type transparent latch; 3.6 V tolerant; 3-state TSSOP 48-Pin

与74AVC16269DGGRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证