Datasheet > 74AUP2G32

74AUP2G32

更新时间： 2024-11-12 14:53:47

品牌	Logo	应用领域
美台 - DIODES		栅
页数	文件大小	规格书
9页	250K
描述
Dual 2 Input OR Logic Gates

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP2G32 数据手册

74AUP2G32

DUAL OR GATE

Description

Pin Assignments

The Advanced Ultra Low Power (AUP) CMOS logic family is designed

for low power and extended battery life in portable applications.

(Top View)

The 74AUP2G32 is a dual two input OR gate. Both gates have push-

pull outputs designed for operation over a power supply range of 0.8V

to 3.6V. The device is fully specified for partial power down

applications using I_OFF. The I_OFFcircuitry disables the output

preventing damaging current backflow when the device is powered

down. Each gate performs the positive Boolean function:

X2-DFN1210-8

Y = A + B or Y = A • B

Applications

Features

•

Suited for Battery and Low Power Needs

Wide array of products such as:

•

Advanced Ultra Low Power (AUP) CMOS

Supply Voltage Range from 0.8V to 3.6V

±4mA Output Drive at 3.0V

Tablets, E-readers

Cell Phones, Personal Navigation/GPS

MP3 Players, Cameras, Video Recorders

PCs, Ultrabooks, Notebooks, Netbooks

Computer Peripherals, Hard Drives, SSD, CD/DVD ROM

TV, DVD, DVR, Set-Top Box

Low Static Power Consumption

I_CC< 0.9µA

•

Low Dynamic Power Consumption

C_PD= 6 pF (Typical at 3.6V)

Schmitt Trigger Action at all inputs makes the circuit tolerant

for slower input rise and fall time. The hysteresis is typically

250 mV at V_CC= 3.0V

•

I_OFFSupports Partial-Power-Down Mode Operation

ESD Protection Exceeds JESD 22

2000-V Human Body Model (A114)

Exceeds 1000-V Charged Device Model (C101)

Latch-Up Exceeds 100mA per JESD 78, Class I

Leadless Packages Named per JESD30E

•

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free,

"Green" and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)

and <1000ppm antimony compounds.

1 of 9

www.diodes.com

January 2015

74AUP2G32

Document number: DS36142 Rev. 1 - 2

12 3 4 5 6 7...9

中文翻译

下载PDF

与74AUP2G32相关器件

型号	品牌	获取价格	描述	数据表
74AUP2G32DC	NXP	获取价格	Low-power dual 2-input OR gate
74AUP2G32DC	NEXPERIA	获取价格	Low-power dual 2-input OR gateProduction
74AUP2G32DC,125	NXP	获取价格	74AUP2G32 - Low-power dual 2-input OR gate SSOP 8-Pin
74AUP2G32GD	NXP	获取价格	Low-power dual 2-input OR gate
74AUP2G32GF	NXP	获取价格	AUP/ULP/V SERIES, DUAL 2-INPUT OR GATE, PDSO8, 1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-10
74AUP2G32GM	NXP	获取价格	Low-power dual 2-input OR gate
74AUP2G32GN	NEXPERIA	获取价格	Low-power dual 2-input OR gateProduction
74AUP2G32GS	NEXPERIA	获取价格	Low-power dual 2-input OR gateProduction
74AUP2G32GT	NXP	获取价格	Low-power dual 2-input OR gate
74AUP2G32GT	NEXPERIA	获取价格	Low-power dual 2-input OR gateProduction

与74AUP2G32相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP2G32

74AUP2G32 数据手册

与74AUP2G32相关器件

与74AUP2G32相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP2G32

74AUP2G32 数据手册

与74AUP2G32相关器件

与74AUP2G32相关文章

您还可以找

您在本页遇到什么问题？