5秒后页面跳转
74AUP2G241GD PDF预览

74AUP2G241GD

更新时间: 2024-11-11 06:31:51
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
22页 120K
描述
Low-power dual buffer/line driver; 3-state

74AUP2G241GD 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:3 X 2 MM, 0.50 MM HEIGHT, PLASTC, SOT996-2, SON-8针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.6控制类型:ENABLE LOW/HIGH
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N8
JESD-609代码:e4长度:3 mm
负载电容(CL):30 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.0017 A湿度敏感等级:1
位数:1功能数量:2
端口数量:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装等效代码:SOLCC8,.11,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:24 ns传播延迟(tpd):24 ns
认证状态:Not Qualified座面最大高度:0.5 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:2 mmBase Number Matches:1

74AUP2G241GD 数据手册

 浏览型号74AUP2G241GD的Datasheet PDF文件第2页浏览型号74AUP2G241GD的Datasheet PDF文件第3页浏览型号74AUP2G241GD的Datasheet PDF文件第4页浏览型号74AUP2G241GD的Datasheet PDF文件第5页浏览型号74AUP2G241GD的Datasheet PDF文件第6页浏览型号74AUP2G241GD的Datasheet PDF文件第7页 
74AUP2G241  
Low-power dual buffer/line driver; 3-state  
Rev. 03 — 12 January 2009  
Product data sheet  
1. General description  
The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs.  
The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH  
level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. A LOW level  
at pin 2OE causes output 2Y to assume a high-impedance OFF-state.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
This device has an input-disable feature, which allows floating input signals. The input 1A  
is disabled when the output enable input 1OE is HIGH. The input 2A is disabled when the  
output enable input 2OE is LOW.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I Complies with JEDEC standards:  
N JESD8-12 (0.8 V to 1.3 V)  
N JESD8-11 (0.9 V to 1.65 V)  
N JESD8-7 (1.2 V to 1.95 V)  
N JESD8-5 (1.8 V to 2.7 V)  
N JESD8-B (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Low static power consumption; ICC = 0.9 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD 78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I Input-disable feature allows floating input conditions  
I IOFF circuitry provides partial Power-down mode operation  

与74AUP2G241GD相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G241GD,125 NXP

获取价格

74AUP2G241 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G241GM NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G241GM,125 NXP

获取价格

74AUP2G241 - Low-power dual buffer/line driver; 3-state QFN 8-Pin
74AUP2G241GN NXP

获取价格

AUP/ULP/V SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, 1 X 1.20 MM, 0.35 MM HEIGHT, SOT-
74AUP2G241GN NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G241GN,115 NXP

获取价格

74AUP2G241 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G241GS NXP

获取价格

AUP/ULP/V SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, 1 X 1.35 MM, 0.35 MM HEIGHT, SOT-
74AUP2G241GS NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G241GS,115 NXP

获取价格

74AUP2G241 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G241GT NXP

获取价格

Low-power dual buffer/line driver; 3-state