5秒后页面跳转
74AUP2G125GS PDF预览

74AUP2G125GS

更新时间: 2024-11-16 08:03:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动器
页数 文件大小 规格书
24页 193K
描述
Low-power dual buffer/line driver; 3-state

74AUP2G125GS 数据手册

 浏览型号74AUP2G125GS的Datasheet PDF文件第2页浏览型号74AUP2G125GS的Datasheet PDF文件第3页浏览型号74AUP2G125GS的Datasheet PDF文件第4页浏览型号74AUP2G125GS的Datasheet PDF文件第5页浏览型号74AUP2G125GS的Datasheet PDF文件第6页浏览型号74AUP2G125GS的Datasheet PDF文件第7页 
74AUP2G125  
Low-power dual buffer/line driver; 3-state  
Rev. 7 — 21 September 2010  
Product data sheet  
1. General description  
The 74AUP2G125 provides the dual non-inverting buffer/line driver with 3-state output.  
The 3-state output is controlled by the output enable input (nOE). A HIGH level at pin nOE  
causes the output to assume a high-impedance OFF-state. This device has the  
input-disable feature, which allows floating input signals. The inputs are disabled when the  
output enable input nOE) is HIGH.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low  
static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
„ Wide supply voltage range from 0.8 V to 3.6 V  
„ High noise immunity  
„ Complies with JEDEC standards:  
‹ JESD8-12 (0.8 V to 1.3 V)  
‹ JESD8-11 (0.9 V to 1.65 V)  
‹ JESD8-7 (1.2 V to 1.95 V)  
‹ JESD8-5 (1.8 V to 2.7 V)  
‹ JESD8-B (2.7 V to 3.6 V)  
„ ESD protection:  
‹ HBM JESD22-A114F Class 3A exceeds 5000 V  
‹ MM JESD22-A115-A exceeds 200 V  
‹ CDM JESD22-C101E exceeds 1000 V  
„ Low static power consumption; ICC = 0.9 μA (maximum)  
„ Latch-up performance exceeds 100 mA per JESD78B Class II  
„ Inputs accept voltages up to 3.6 V  
„ Low noise overshoot and undershoot < 10 % of VCC  
„ Input-disable feature allows floating input conditions  
„ IOFF circuitry provides partial power-down mode operation  
„ Multiple package options  
„ Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G125GS相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G125GS,115 NXP

获取价格

74AUP2G125 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G125GT NXP

获取价格

Low-power dual buffer/line driver; 3-state
74AUP2G125GT NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G125GT,115 NXP

获取价格

74AUP2G125 - Low-power dual buffer/line driver; 3-state SON 8-Pin
74AUP2G125GX NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G126 NXP

获取价格

Low-power dual buffer/line driver
74AUP2G126 DIODES

获取价格

Dual 3-State Buffer OE LOW
74AUP2G126DC NXP

获取价格

Low-power dual buffer/line driver
74AUP2G126DC NEXPERIA

获取价格

Low-power dual buffer/line driver; 3-stateProduction
74AUP2G126DC,125 NXP

获取价格

74AUP2G126 - Low-power dual buffer/line driver; 3-state SSOP 8-Pin