74AUP1G57GN,132 PDF预览

74AUP1G57GN,132

更新时间: 2025-07-21 21:12:07
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
22页 220K
描述
74AUP1G57 - Low-power configurable multiple function gate SON 6-Pin

74AUP1G57GN,132 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6针数:6
Reach Compliance Code:compliant风险等级:5.66
Base Number Matches:1

74AUP1G57GN,132 数据手册

 浏览型号74AUP1G57GN,132的Datasheet PDF文件第2页浏览型号74AUP1G57GN,132的Datasheet PDF文件第3页浏览型号74AUP1G57GN,132的Datasheet PDF文件第4页浏览型号74AUP1G57GN,132的Datasheet PDF文件第5页浏览型号74AUP1G57GN,132的Datasheet PDF文件第6页浏览型号74AUP1G57GN,132的Datasheet PDF文件第7页 
74AUP1G57  
Low-power configurable multiple function gate  
Rev. 6 — 15 August 2012  
Product data sheet  
1. General description  
The 74AUP1G57 provides configurable multiple functions. The output state is determined  
by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND,  
NOR, XNOR, inverter, and buffer. All inputs can be connected to VCC or GND.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
The 74AUP1G57 has Schmitt trigger inputs making it capable of transforming slowly  
changing input signals into sharply defined, jitter-free output signals.  
The inputs switch at different points for positive and negative-going signals. The difference  
between the positive voltage VT+ and the negative voltage VTis defined as the input  
hysteresis voltage VH.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
ESD protection:  
HBM JESD22-A114F exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Low static power consumption; ICC = 0.9 A (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial power-down mode operation  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74AUP1G57GN,132相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G57GNAC NXP

获取价格

Low-power configurable multiple function gate
74AUP1G57GS NXP

获取价格

Low-power configurable multiple function gate
74AUP1G57GS NEXPERIA

获取价格

Low-power configurable multiple function gateProduction
74AUP1G57GSAC NXP

获取价格

Low-power configurable multiple function gate
74AUP1G57GW NXP

获取价格

Low-power configurable multiple function gate
74AUP1G57GW NEXPERIA

获取价格

Low-power configurable multiple function gateProduction
74AUP1G57GW-G NXP

获取价格

IC SPECIALTY LOGIC CIRCUIT, PDSO6, GREEN, PLASTIC, SOT-363, SC-88, SMT-6, Logic IC:Other
74AUP1G57GWAC NXP

获取价格

Low-power configurable multiple function gate
74AUP1G57GX NEXPERIA

获取价格

Low-power configurable multiple function gateProduction
74AUP1G57L6X FAIRCHILD

获取价格

TinyLogic® Low Power Universal Configurable