5秒后页面跳转
74ALVTH162827VRE4 PDF预览

74ALVTH162827VRE4

更新时间: 2024-11-12 22:23:27
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
14页 262K
描述
2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

74ALVTH162827VRE4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:TSSOP, TSSOP56,.25,16针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.73Is Samacsys:N
其他特性:ALSO OPERATES AT 3V TO 3.6V SUPPLY控制类型:ENABLE LOW
系列:ALVTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:11.3 mm
负载电容(CL):30 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.012 A湿度敏感等级:1
位数:10功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.25,16封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:4.1 ns传播延迟(tpd):4.1 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.4 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

74ALVTH162827VRE4 数据手册

 浏览型号74ALVTH162827VRE4的Datasheet PDF文件第2页浏览型号74ALVTH162827VRE4的Datasheet PDF文件第3页浏览型号74ALVTH162827VRE4的Datasheet PDF文件第4页浏览型号74ALVTH162827VRE4的Datasheet PDF文件第5页浏览型号74ALVTH162827VRE4的Datasheet PDF文件第6页浏览型号74ALVTH162827VRE4的Datasheet PDF文件第7页 
SN54ALVTH162827, SN74ALVTH162827  
2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCES079E – JULY 1996 – REVISED DECEMBER 1998  
SN54ALVTH162827 . . . WD PACKAGE  
SN74ALVTH162827 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Widebus Design for  
2.5-V and 3.3-V Operation and Low Static  
Power Dissipation  
1OE1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1OE2  
1A1  
1A2  
GND  
1A3  
1A4  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
52  
51  
50  
49  
48  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 2.3-V to  
3.6-V V  
)
CC  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
V
V
Power Off Disables Outputs, Permitting  
Live Insertion  
CC  
CC  
1Y5  
1Y6  
1A5  
1A6  
High-Impedance State During Power Up  
and Power Down Prevents Driver Conflict  
1Y7 10  
47 1A7  
GND  
1Y8  
GND  
1A8  
11  
12  
46  
45  
Uses Bus Hold on Data Inputs in Place of  
External Pullup/Pulldown Resistors to  
Prevent the Bus From Floating  
1Y9 13  
1Y10 14  
2Y1 15  
2Y2 16  
2Y3 17  
GND 18  
2Y4 19  
2Y5 20  
2Y6 21  
44 1A9  
43 1A10  
42 2A1  
41 2A2  
40 2A3  
39 GND  
38 2A4  
37 2A5  
36 2A6  
Output Ports Have Equivalent 30-Series  
Resistors, So No External Resistors Are  
Required  
Auto3-State Eliminates Bus Current  
Loading When Output Exceeds V  
+ 0.5 V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
V
22  
35  
V
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model; and Exceeds 1000 V  
Using Charged-Device Model, Robotic  
Method  
CC  
CC  
2Y7 23  
34 2A7  
33 2A8  
32 GND  
31 2A9  
30 2A10  
29 2OE2  
2Y8 24  
GND 25  
2Y9 26  
2Y10 27  
2OE1 28  
Flow-Through Architecture Facilitates  
Printed Circuit Board Layout  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), Thin Very  
Small-Outline (DGV) Packages, and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
NOTE: For order entry:  
The DGG package is abbreviated to G, and  
the DGV package is abbreviated to V.  
description  
The ’ALVTH162827 devices are 20-bit buffers/line drivers designed for 2.5-V or 3.3-V V  
the capability to provide a TTL interface to a 5-V system environment.  
operation, but with  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

74ALVTH162827VRE4 替代型号

型号 品牌 替代类型 描述 数据表
74ALVTH162827GRG4 TI

完全替代

2.5-V/3.3-V 20-Bit Buffers/Drivers With 3-State Outputs 56-TSSOP -40 to 85
74ALVTH162827GRE4 TI

完全替代

2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH162827GR TI

类似代替

2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与74ALVTH162827VRE4相关器件

型号 品牌 获取价格 描述 数据表
74ALVTH16373DLG4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373DLRG4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373GRE4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373GRG4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373VRE4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373VRG4 TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16373ZQLR TI

获取价格

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
74ALVTH16374DL TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
74ALVTH16374DLG4 TI

获取价格

ALVT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
74ALVTH16374DLRG4 TI

获取价格

ALVT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48