5秒后页面跳转
74ALVCH32973 PDF预览

74ALVCH32973

更新时间: 2024-11-07 01:16:07
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
17页 795K
描述
16-bit bus transceiver and transparant D-type latch with 8 independent buffers

74ALVCH32973 数据手册

 浏览型号74ALVCH32973的Datasheet PDF文件第2页浏览型号74ALVCH32973的Datasheet PDF文件第3页浏览型号74ALVCH32973的Datasheet PDF文件第4页浏览型号74ALVCH32973的Datasheet PDF文件第5页浏览型号74ALVCH32973的Datasheet PDF文件第6页浏览型号74ALVCH32973的Datasheet PDF文件第7页 
74ALVCH32973  
16-bit bus transceiver and transparant D-type latch with 8  
independent buffers  
Rev. 3 — 17 January 2013  
Product data sheet  
1. General description  
The 74ALVCH32973 is a 16-bit bus transceiver and transparent D-type latch with 8  
independent buffers with bus hold inputs and 3-state outputs. It features direction (1DIR,  
2DIR), latch enable (1LOE, 2LOE), transceiver output enable (1TOE, 2TOE) and latch  
enable (1LE, 2LE) control inputs; four 8-bit transceiver ports (1An, 2An & 1Bn, 2Bn); two  
8-bit D-type latch output ports (1Qn, 2Qn) and an 8-bit buffer with data inputs Dn and  
outputs Yn. The configuration of the control pins allows the device to be used as one 8-bit  
buffer, two 8-bit transceivers, and two 8-bit latches or one 8-bit buffer, one 16-bit  
transceiver and one 16-bit latch.  
The 8-bit buffer functions independently of the control inputs. The direction of data  
transmission between A and B is controlled by nDIR and when nTOE is set HIGH the A  
and B ports will assume a HIGH-impedance OFF-state, they will be effectively isolated.  
When nLE is HIGH, data at the A inputs enter the latches. In this condition the latches are  
transparent, a Q output will change each time its corresponding A-input changes. When  
nLE is LOW the latches store the information that was present at the inputs a set-up time  
preceding the HIGH-to-LOW transition of nLE. A HIGH on nLOE causes the Q outputs to  
assume a high-impedance OFF-state. Operation of the nLOE input does not affect the  
state of the latches.  
2. Features and benefits  
Wide supply voltage range from 1.2 V to 3.6 V  
Complies with JEDEC standard JESD8-B  
CMOS low power consumption  
Direct interface with TTL levels  
All data inputs have bus hold  
Output drive capability 50 transmission lines at 85 C  
Current drive 24 mA at VCC = 3.0 V  

与74ALVCH32973相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH32973EC NEXPERIA

获取价格

16-bit bus transceiver and transparant D-type latch with 8 independent buffers
74ALVCH32973ZKER TI

获取价格

16-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH EIGHT INDEPENDENT BUFFERS
74ALVCH373PG IDT

获取价格

TSSOP-20, Tube
74ALVCH373PY IDT

获取价格

SSOP-20, Tube
74ALVCH373PY8 IDT

获取价格

SSOP-20, Reel
74ALVCH373Q IDT

获取价格

QSOP-20, Tube
74ALVCH373Q8 IDT

获取价格

QSOP-20, Reel
74ALVCH373SO IDT

获取价格

SOIC-20, Tube
74ALVCH373SO8 IDT

获取价格

SOIC-20, Reel
74ALVCH374PG IDT

获取价格

TSSOP-20, Tube