5秒后页面跳转
74ALVCH32245LBR PDF预览

74ALVCH32245LBR

更新时间: 2024-09-15 05:05:51
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 总线驱动器总线收发器逻辑集成电路输出元件输入元件
页数 文件大小 规格书
9页 207K
描述
LOW VOLTAGE CMOS 32-BIT BUS TRANSCEIVER (3-STATE) WITH 3.6V TOLERANTAT INPUTS AND OUTPUTS

74ALVCH32245LBR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:LFBGA-96
针数:96Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.17
Is Samacsys:N控制类型:COMMON CONTROL
计数方向:BIDIRECTIONAL系列:CMOS
JESD-30 代码:R-PBGA-B96JESD-609代码:e1
长度:13.5 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.024 A位数:1
功能数量:32端口数量:2
端子数量:96最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA96,6X16,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:3 ns传播延迟(tpd):3.7 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:5.5 mm
Base Number Matches:1

74ALVCH32245LBR 数据手册

 浏览型号74ALVCH32245LBR的Datasheet PDF文件第2页浏览型号74ALVCH32245LBR的Datasheet PDF文件第3页浏览型号74ALVCH32245LBR的Datasheet PDF文件第4页浏览型号74ALVCH32245LBR的Datasheet PDF文件第5页浏览型号74ALVCH32245LBR的Datasheet PDF文件第6页浏览型号74ALVCH32245LBR的Datasheet PDF文件第7页 
74ALVCH32245  
LOW VOLTAGE CMOS 32-BIT BUS TRANSCEIVER  
(3-STATE) WITH 3.6V TOLERANTAT INPUTS AND OUTPUTS  
3.6V TOLERANT INPUTS AND OUTPUTS  
HIGH SPEED:  
t
t
= 3.0ns (MAX.) at V = 3.0 to 3.6V  
PD  
PD  
CC  
= 3.7ns (MAX.) at V = 2.3 to 2.7V  
CC  
POWER DOWN PROTECTION ON INPUTS  
AND OUTPUTS  
LFBGA96  
(Top and Bottom view)  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 24mA (MIN) at V = 3V  
OH  
OL  
CC  
|I | = I = 8mA (MIN) at V = 2.3V  
OH  
OL  
CC  
ORDER CODES  
OPERATING VOLTAGE RANGE:  
(OPR) = 1.65V to 3.6V  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 32245  
V
PACKAGE  
TRAY  
T & R  
CC  
LFBGA96 74ALVCH32245LB 74ALVCH32245LBR  
BUS HOLD PROVIDED ON BOTH SIDE  
LATCH-UP PERFORMANCE EXCEEDS  
300mA  
ESD PERFORMANCE:  
HBM > 2000V (MIL STD 883 method 3015);  
MM > 200V  
This IC is intended for two-ways asynchronous  
communication between data buses: the direction  
of data trasmission is determined by DIR input.  
Any nG contol output governs eight BUS  
TRANSCEIVERS. Output Enable input (nG) tied  
together gives full 32-bit operation. When nG is  
LOW, the output are enabled. When nG is HIGH,  
the output are in high impedance state so that the  
buses are effectively isolated. Bus hold on data  
inputs is provided in order to eliminate the need for  
external pull-up or pull-down resistor.  
DESCRIPTION  
The 74ALVCH32245 is a low voltage CMOS  
32-BIT  
fabricated with sub-micron silicon gate and  
five-layer metal wiring C MOS technology. It is  
ideal for 1.65 to 3.6 V applications; it can be  
interfaced to 3.6V signal enviroment for both  
inputs and outputs.  
BUS  
TRANSCEIVER  
(3-STATE)  
2
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
LOGIC DIAGRAM  
February 2002  
1/9  

74ALVCH32245LBR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH32245KR TI

功能相似

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与74ALVCH32245LBR相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH32245ZKER TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
74ALVCH32501 NXP

获取价格

36-bit universal bus transceiver with direction pin; 5 V tolerant; 3-state
74ALVCH32501_04 NXP

获取价格

36-bit universal bus transceiver with direction pin; 3-state
74ALVCH32501BF IDT

获取价格

CABGA-114, Tray
74ALVCH32501BF8 IDT

获取价格

CABGA-114, Reel
74ALVCH32501BFG IDT

获取价格

CABGA-114, Tray
74ALVCH32501EC NXP

获取价格

36-bit universal bus transceiver with direction pin; 5 V tolerant; 3-state
74ALVCH32501EC,518 NXP

获取价格

74ALVCH32501EC
74ALVCH32501EC,551 NXP

获取价格

74ALVCH32501EC
74ALVCH32501EC,557 NXP

获取价格

74ALVCH32501EC