5秒后页面跳转
74ALVCH162601GRG4 PDF预览

74ALVCH162601GRG4

更新时间: 2024-11-09 14:40:15
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
15页 346K
描述
ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56

74ALVCH162601GRG4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:GREEN, PLASTIC, TSSOP-56针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.26Is Samacsys:N
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G56JESD-609代码:e4
长度:14 mm负载电容(CL):50 pF
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.024 A
湿度敏感等级:1位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE WITH SERIES RESISTOR
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):6.3 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:6.1 mm
Base Number Matches:1

74ALVCH162601GRG4 数据手册

 浏览型号74ALVCH162601GRG4的Datasheet PDF文件第2页浏览型号74ALVCH162601GRG4的Datasheet PDF文件第3页浏览型号74ALVCH162601GRG4的Datasheet PDF文件第4页浏览型号74ALVCH162601GRG4的Datasheet PDF文件第5页浏览型号74ALVCH162601GRG4的Datasheet PDF文件第6页浏览型号74ALVCH162601GRG4的Datasheet PDF文件第7页 
SN74ALVCH162601  
18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES026HJULY 1995REVISED AUGUST 2004  
FEATURES  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments Widebus™  
Family  
EPIC™ (Enhanced-Performance Implanted  
CMOS) Submicron Process  
OEAB  
LEAB  
A1  
1
56 CLKENAB  
55 CLKAB  
2
3
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
B1  
UBT™ (Universal Bus Transceiver) Combines  
D-Type Latches and D-Type Flip-Flops for  
Operation in Transparent, Latched, Clocked,  
or Clock-Enabled Modes  
4
GND  
A2  
GND  
B2  
5
6
A3  
B3  
7
V
CC  
V
CC  
B-Port Outputs Have Equivalent 26-Series  
Resistors, So No External Resistors Are  
Required  
8
A4  
A5  
B4  
B5  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
A6  
GND  
A7  
B6  
GND  
B7  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
A8  
B8  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
A9  
B9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
NOTE: For tape-and-reel order entry, the DGGR package is  
abbreviated to GR.  
V
CC  
V
CC  
A16  
A17  
B16  
B17  
DESCRIPTION  
GND  
A18  
OEBA  
LEBA  
GND  
B18  
CLKBA  
CLKENBA  
This 18-bit universal bus transceiver is designed for  
1.65-V to 3.6-V VCC operation.  
The SN74ALVCH162601 combines D-type latches  
and D-type flip-flops to allow data flow in transparent,  
latched, clocked, and clock-enabled modes.  
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),  
and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and  
CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When  
LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is  
stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active.  
When OEAB is high, the outputs are in the high-impedance state.  
Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.  
The B-port outputs include equivalent 26-series resistors to reduce overshoot and undershoot.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, EPIC, UBT are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1995–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

74ALVCH162601GRG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCHR16601GR TI

类似代替

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH162601GR TI

类似代替

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与74ALVCH162601GRG4相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH16269DGGRE4 TI

获取价格

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16269DGGRG4 TI

获取价格

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16269DLG4 TI

获取价格

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16269DLRG4 TI

获取价格

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16269ZQLR TI

获取价格

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16271DGGRE4 TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16271DLG4 TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH16271DLRG4 TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS
74ALVCH162721GRE4 TI

获取价格

3.3-V 20-Bit Flip-Flop With 3-State Outputs 56-TSSOP -40 to 85
74ALVCH162721PA IDT

获取价格

TSSOP-56, Tube