5秒后页面跳转
74ALVC245WM PDF预览

74ALVC245WM

更新时间: 2024-09-15 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 逻辑集成电路光电二极管
页数 文件大小 规格书
7页 102K
描述
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs

74ALVC245WM 数据手册

 浏览型号74ALVC245WM的Datasheet PDF文件第2页浏览型号74ALVC245WM的Datasheet PDF文件第3页浏览型号74ALVC245WM的Datasheet PDF文件第4页浏览型号74ALVC245WM的Datasheet PDF文件第5页浏览型号74ALVC245WM的Datasheet PDF文件第6页浏览型号74ALVC245WM的Datasheet PDF文件第7页 
September 2001  
Revised March 2005  
74ALVC245  
Low Voltage Bidirectional Transceiver  
with 3.6V Tolerant Inputs and Outputs  
General Description  
Features  
1.65V to 3.6V VCC supply operation  
The ALVC245 contains eight non-inverting bidirectional  
buffers with 3-STATE outputs and is intended for bus ori-  
ented applications. The T/R input determines the direction  
of data flow. The OE input disables both the A and B ports  
by placing them in a high impedance state.  
3.6V tolerant inputs and outputs  
Power-off high impedance inputs and outputs  
Supports Live Insertion and Withdrawal (Note 1)  
tPD  
The 74ALVC245 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O compatibility up to 3.6V.  
3.4 ns max for 3.0V to 3.6V VCC  
3.9 ns max for 2.3V to 2.7V VCC  
6 ns max for 1.65V to 1.95V VCC  
The 74ALVC245 is fabricated with an advanced CMOS  
technology to achieve high-speed operation while main-  
taining low CMOS power dissipation.  
Uses patented Quiet Series noise/EMI reduction  
circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
Human body model 2000V  
Machine model 200V  
Note 1: To ensure the high impedance state during power up and power  
down, OE should be tied to V  
through a pull up resistor. The minimum  
CC  
n
value of the resistor is determined by the current sourcing capability of the  
driver.  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74ALVC245WM  
74ALVC245MTC  
M20B  
MTC20  
MTC20  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74ALVC245MTCX_NL  
(Note 2)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Note 2: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Logic Symbol  
Pin Descriptions  
Pin Names  
Description  
OE  
Output Enable Input (Active LOW)  
Transmit/Receive Input  
T/R  
A0A7  
B0B7  
Side A Inputs or 3-STATE Outputs  
Side B Inputs or 3-STATE Outputs  
Quiet Series is a trademark of Fairchild Semiconductor Corporation.  
© 2005 Fairchild Semiconductor Corporation  
DS500647  
www.fairchildsemi.com  

74ALVC245WM 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH245DWR TI

完全替代

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与74ALVC245WM相关器件

型号 品牌 获取价格 描述 数据表
74ALVC245WMX ETC

获取价格

Single 8-bit Bus Transceiver
74ALVC2G34 ETC

获取价格

74ALVC32 NXP

获取价格

Quad 2-input OR gate
74ALVC32 FAIRCHILD

获取价格

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs
74ALVC32_05 FAIRCHILD

获取价格

Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs
74ALVC32BQ NEXPERIA

获取价格

Quad 2-input OR gateProduction
74ALVC32BQ NXP

获取价格

Quad 2-input OR gate
74ALVC32BQ-G NXP

获取价格

IC,LOGIC GATE,QUAD 2-INPUT OR,AVC/ALVC/VCX-CMOS,LLCC,14PIN,PLASTIC
74ALVC32BQ-Q100 NXP

获取价格

IC OR GATE, Gate
74ALVC32BQ-Q100 NEXPERIA

获取价格

Quad 2-input OR gate