74ALVC162601T

更新时间： 2024-09-15 22:56:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		总线收发器
页数	文件大小	规格书
7页	96K
描述
Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in the B-Port Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVC162601T 数据手册

September 2001

Revised October 2001

74ALVC162601

Low Voltage 18-Bit Universal Bus Transceivers

with 3.6V Tolerant Inputs and Outputs

and 26Ω Series Resistors in the B-Port Outputs

General Description

The 74ALVC162601, 18-bit universal bus transceiver, com-

bines D-type latches and D-type flip-flops to allow data flow

in transparent, latched, and clocked modes.

Features

I 1.65V–3.6V V_CCsupply operation

I 3.6V tolerant inputs and outputs

I 26Ω series resistors in B-Port outputs

I t_PD(A to B)

Data flow in each direction is controlled by output-enable

(OEAB and OEBA), latch-enable (LEAB and LEBA), and

clock (CLKAB and CLKBA) inputs. The clock can be con-

trolled by the clock-enable (CLKENAB and CLKENBA)

inputs. For A-to-B data flow, the device operates in the

transparent mode when LEAB is HIGH. When LEAB is

LOW, the A data is latched if CLKAB is held at a HIGH-to-

LOW logic level. If LEAB is LOW, the A bus data is stored

in the latch/flip-flop on the LOW-to-HIGH transition of

CLKAB. Output-enable OEAB is active-LOW. When OEAB

is HIGH, the outputs are in the HIGH-impedance state.

4.3 ns max for 3.0V to 3.6V V_CC

5.1 ns max for 2.3V to 2.7V V_CC

9.2 ns max for 1.65V to 1.95V V_CC

I Power-down high impedance inputs and outputs

I Supports live insertion/withdrawal (Note 1)

I Uses patented noise/EMI reduction circuitry

I Latchup conforms to JEDEC JED78

I ESD performance:

Data flow for B to A is similar to that of A to B but uses

OEBA, LEBA, CLKBA and CLKENBA.

Human body model > 2000V

The 74ALVC162601 is designed for low voltage (1.65V to

3.6V) V_CCapplications with I/O compatibility up to 3.6V.

Machine model >200V

The 74ALVC162601 is also designed with 26Ω series

resistors in the B-Port outputs. This design reduces line

noise in applications such as memory address drivers,

clock drivers, and bus transceivers/transmitters.

Note 1: To ensure the high-impedance state during power up or power

down, OE should be tied to V_CCthrough a pull-up resistor; the minimum

value of the resistor is determined by the current-sourcing capability of the

driver.

Ordering Code:

Package

Order Number

Package Description

Number

74ALVC162601T

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS500676

www.fairchildsemi.com

12 3 4 5 6 7

中文翻译

下载PDF

与74ALVC162601T相关器件

型号	品牌	获取价格	描述	数据表
74ALVC162601TX	FAIRCHILD	获取价格	18-Bit Bus Transceiver
74ALVC162827	FAIRCHILD	获取价格	Low Voltage 20-Bit Buffer/Line Driver with 3.
74ALVC162827T	FAIRCHILD	获取价格	Low Voltage 20-Bit Buffer/Line Driver with 3.
74ALVC162827TX	FAIRCHILD	获取价格	Dual 10-Bit Buffer/Driver
74ALVC162827TX_NL	FAIRCHILD	获取价格	暂无描述
74ALVC162834A	NXP	获取价格	18-bit registered driver with inverted register enable and 30ohm termination resistors 3-S
74ALVC162834A_0006	NXP	获取价格	18-bit registered driver with inverted register enable and 30ohm termination resistors 3-S
74ALVC162834ADGG	NXP	获取价格	18-bit registered driver with inverted register enable and 30ohm termination resistors 3-S
74ALVC162834ADGG,1	NXP	获取价格	74ALVC162834A - 18-bit registered driver with
74ALVC162834ADGG:1	NXP	获取价格	74ALVC162834A - 18-bit registered driver with

与74ALVC162601T相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

89
AIC1781A 电池充电控制器深度解析
2024-09-03

79

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVC162601T

74ALVC162601T 数据手册

与74ALVC162601T相关器件

与74ALVC162601T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVC162601T

74ALVC162601T 数据手册

与74ALVC162601T相关器件

与74ALVC162601T相关文章

您还可以找

您在本页遇到什么问题？