5秒后页面跳转
74ALVC132MX PDF预览

74ALVC132MX

更新时间: 2024-11-23 23:24:03
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD
页数 文件大小 规格书
5页 76K
描述
Quad 2-input NAND Gate

74ALVC132MX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.73
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:8.6235 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:3.8 ns传播延迟(tpd):8.2 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.753 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

74ALVC132MX 数据手册

 浏览型号74ALVC132MX的Datasheet PDF文件第2页浏览型号74ALVC132MX的Datasheet PDF文件第3页浏览型号74ALVC132MX的Datasheet PDF文件第4页浏览型号74ALVC132MX的Datasheet PDF文件第5页 
December 2001  
Revised December 2001  
74ALVC132  
Low Voltage Quad 2-Input NAND Gate with  
Schmitt Trigger Inputs and 3.6V Tolerant Inputs  
and Outputs  
General Description  
Features  
The ALVC132 contains four 2-input NAND gates with  
Schmitt Trigger Inputs. The pin configuration and function  
are the same as the ALVC00 except the inputs have hys-  
teresis between the positive-going and negative-going  
input thresholds. This hysteresis is useful for transforming  
slowly switching input signals into sharply defined, jitter-  
free output signals. This product should be used where  
noise margin greater than that of conventional gates is  
required.  
1.65V to 3.6V VCC supply operation  
3.6V tolerant inputs and outputs  
tPD  
3.8 ns max for 3.0V to 3.6V VCC  
4.6 ns max for 2.3V to 2.7V VCC  
8.2 ns max for 1.65V to 1.95V VCC  
Power-off high impedance inputs and outputs  
The ALVC132 is designed for low voltage (1.65V to 3.6V)  
Uses patented Quiet Series noise/EMI reduction  
circuitry  
VCC applications with I/O compatibility up to 3.6V.  
This product is fabricated with an advanced CMOS tech-  
nology to achieve high-speed operation while maintaining  
low CMOS power dissipation.  
Latchup conforms to JEDEC JED78  
ESD performance:  
Human body model > 2000V  
Machine model > 250V  
Ordering Code:  
Order Number Package Number  
Package Description  
74ALVC132M  
M14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74ALVC132MTC  
MTC14  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Diagram  
Connection Diagram  
Pin Descriptions  
Pin Name  
Description  
An, Bn  
Inputs  
On  
Outputs  
Quiet Series is a trademark of Fairchild Semiconductor Corporation.  
© 2001 Fairchild Semiconductor Corporation  
ds500720  
www.fairchildsemi.com  

74ALVC132MX 替代型号

型号 品牌 替代类型 描述 数据表
74ALVC132M FAIRCHILD

类似代替

Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs an

与74ALVC132MX相关器件

型号 品牌 获取价格 描述 数据表
74ALVC14 TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
74ALVC14 NXP

获取价格

Hex inverting Schmitt trigger
74ALVC14BQ NXP

获取价格

Hex inverting Schmitt trigger
74ALVC14BQ NEXPERIA

获取价格

Hex inverting Schmitt triggerProduction
74ALVC14BQ,115 NXP

获取价格

74ALVC14 - Hex inverting Schmitt trigger QFN 14-Pin
74ALVC14D NXP

获取价格

Hex inverting Schmitt trigger
74ALVC14D NEXPERIA

获取价格

Hex inverting Schmitt triggerProduction
74ALVC14D,112 NXP

获取价格

74ALVC14 - Hex inverting Schmitt trigger SOIC 14-Pin
74ALVC14DC IDT

获取价格

SOIC-14, Tube
74ALVC14DC8 IDT

获取价格

SOIC-14, Reel