5秒后页面跳转
74AHC377PW-T PDF预览

74AHC377PW-T

更新时间: 2024-01-15 22:51:03
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
16页 84K
描述
IC AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20, FF/Latch

74AHC377PW-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.15系列:AHC
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:75000000 Hz
最大I(ol):0.008 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:2/5.5 VProp。Delay @ Nom-Sup:13.5 ns
传播延迟(tpd):20 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:110 MHz
Base Number Matches:1

74AHC377PW-T 数据手册

 浏览型号74AHC377PW-T的Datasheet PDF文件第2页浏览型号74AHC377PW-T的Datasheet PDF文件第3页浏览型号74AHC377PW-T的Datasheet PDF文件第4页浏览型号74AHC377PW-T的Datasheet PDF文件第5页浏览型号74AHC377PW-T的Datasheet PDF文件第6页浏览型号74AHC377PW-T的Datasheet PDF文件第7页 
74AHC377; 74AHCT377  
Octal D-type flip-flop with data enable; positive-edge trigger  
Rev. 02 — 12 June 2008  
Product data sheet  
1. General description  
The 74AHC377; 74AHCT377 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC377; 74AHCT377 has eight edge-triggered, D-type flip-flops with individual D  
inputs and Q outputs. A common clock input (CP) loads all flip-flops simultaneously when  
the data enable input (E) is LOW. The state of each D input, one set-up time before the  
LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the  
flip-flop. The E input is only required to be stable one set-up time prior to the  
LOW-to-HIGH transition for predictable operation.  
For versions associated with the 74AHC377; 74AHCT377, refer to the following:  
For the master reset version, see 74AHC273; 74AHCT273  
For the transparent latch version, see 74AHC373; 74AHCT373  
For the 3-state version, see 74AHC374; 74AHCT374  
2. Features  
I Balanced propagation delays  
I All inputs have Schmitt-trigger actions  
I Inputs accept voltages higher than VCC  
I Ideal for addressable register applications  
I Data enable for address and data synchronization  
I Eight positive-edge triggered D-type flip-flops  
I Input levels:  
N For 74AHC377: CMOS level  
N For 74AHCT377: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74AHC377PW-T相关器件

型号 品牌 获取价格 描述 数据表
74AHC377-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74AHC3G04 NXP

获取价格

INVERTER
74AHC3G04DC PHILIPS

获取价格

Inverter, CMOS, PDSO8,
74AHC3G04DC NEXPERIA

获取价格

InverterProduction
74AHC3G04DC NXP

获取价格

INVERTER
74AHC3G04DC,125 NXP

获取价格

74AHC(T)3G04 - Inverter SSOP 8-Pin
74AHC3G04DC-Q100 NXP

获取价格

AHC/VHC/H/U/V SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 2.30 MM, PLASTIC, MO-187, SOT765-
74AHC3G04DC-Q100 NEXPERIA

获取价格

The 74AHC3G04-Q100; 74AHCT3G04-Q100 are high-speed Si-gate CMOS devices. They provide thre
74AHC3G04DC-Q100,125 NXP

获取价格

Inverter, AHC/VHC/H/U/V Series, 3-Func, 1-Input, CMOS, PDSO8
74AHC3G04DC-Q100H NXP

获取价格

74AHC(T)3G04-Q100 - Inverter SSOP 8-Pin