Datasheet > 74AHC377PW-Q100

74AHC377PW-Q100

更新时间： 2024-01-13 11:39:54

品牌	Logo	应用领域
恩智浦 - NXP		光电二极管逻辑集成电路触发器
页数	文件大小	规格书
17页	162K
描述
IC D FLIP-FLOP, FF/Latch

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AHC377PW-Q100 技术参数

生命周期：	Transferred	零件包装代码：	TSSOP2
包装说明：	4.40 MM, PLASTIC, MO-153, SOT360-1, TSSOP-20	针数：	20
Reach Compliance Code：	unknown	风险等级：	5.75
Base Number Matches：	1

74AHC377PW-Q100 数据手册

74AHC377-Q100;

74AHCT377-Q100

Octal D-type flip-flop with data enable; positive-edge trigger

Rev. 1 — 3 December 2013

Product data sheet

1. General description

The 74AHC377-Q100; 74AHCT377-Q100 is a high-speed Si-gate CMOS device and is

pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

JEDEC standard No. 7-A. The 74AHC377-Q100; 74AHCT377-Q100 has eight

edge-triggered, D-type flip-flops with individual D inputs and Q outputs. A common clock

input (CP) loads all flip-flops simultaneously when the data enable input (E) is LOW. The

state of each D input, one set-up time before the LOW-to-HIGH clock transition, is

transferred to the corresponding output (Qn) of the flip-flop. The E input is only required to

be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Balanced propagation delays

 All inputs have Schmitt-trigger actions

 Inputs accept voltages higher than V_CC

 Ideal for addressable register applications

 Data enable for address and data synchronization

 Eight positive-edge triggered D-type flip-flops

 Input levels:

 For 74AHC377-Q100: CMOS level

 For 74AHCT377-Q100: TTL level

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 Multiple package options

12 3 4 5 6 7...17

中文翻译

下载PDF

与74AHC377PW-Q100相关器件

型号	品牌	获取价格	描述	数据表
74AHC377PW-Q100J	NXP	获取价格	74AHC(T)377-Q100 - Octal D-type flip-flop with data enable; positive-edge trigger TSSOP2 2
74AHC377PW-T	NXP	获取价格	IC AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20
74AHC377-Q100	NEXPERIA	获取价格	Octal D-type flip-flop with data enable; positive-edge trigger
74AHC3G04	NXP	获取价格	INVERTER
74AHC3G04DC	PHILIPS	获取价格	Inverter, CMOS, PDSO8,
74AHC3G04DC	NEXPERIA	获取价格	InverterProduction
74AHC3G04DC	NXP	获取价格	INVERTER
74AHC3G04DC,125	NXP	获取价格	74AHC(T)3G04 - Inverter SSOP 8-Pin
74AHC3G04DC-Q100	NXP	获取价格	AHC/VHC/H/U/V SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 2.30 MM, PLASTIC, MO-187, SOT765-
74AHC3G04DC-Q100	NEXPERIA	获取价格	The 74AHC3G04-Q100; 74AHCT3G04-Q100 are high-speed Si-gate CMOS devices. They provide thre