5秒后页面跳转
74AHC273D PDF预览

74AHC273D

更新时间: 2024-09-27 11:12:55
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
16页 265K
描述
Octal D-type flip-flop with reset; positive-edge triggerProduction

74AHC273D 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP-20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.05
Is Samacsys:N系列:AHC
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm逻辑集成电路类型:D FLIP-FLOP
湿度敏感等级:1位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):21.5 ns认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:100 MHzBase Number Matches:1

74AHC273D 数据手册

 浏览型号74AHC273D的Datasheet PDF文件第2页浏览型号74AHC273D的Datasheet PDF文件第3页浏览型号74AHC273D的Datasheet PDF文件第4页浏览型号74AHC273D的Datasheet PDF文件第5页浏览型号74AHC273D的Datasheet PDF文件第6页浏览型号74AHC273D的Datasheet PDF文件第7页 
74AHC273; 74AHCT273  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 4 — 23 September 2020  
Product data sheet  
1. General description  
The 74AHC273; 74AHCT273 is a high-speed Si-gate CMOS device and is pin compatible with  
Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.  
The 74AHC273; 74AHCT273 has eight edge-triggered, D-type flip-flops with individual D inputs  
and Q outputs. The common clock (CP) and master reset (MR) inputs, load and reset (clear) all  
flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock  
transition, is transferred to the corresponding output (Qn) of the flip-flop. All outputs will be forced  
LOW, independent of clock or data inputs, by a LOW on the MR input.  
The device is useful for applications where only the true output is required and the clock and  
master reset are common to all storage elements.  
2. Features  
Balanced propagation delays  
All inputs have Schmitt-trigger actions  
Inputs accept voltages higher than VCC  
Ideal buffer for MOS microcontroller or memory  
Common clock and master reset  
Input levels:  
For 74AHC273: CMOS level  
For 74AHCT273: TTL level  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC273D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
74AHCT273D  
74AHC273PW  
74AHCT273PW  
74AHC273BQ  
74AHCT273BQ  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
SOT764-1  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 × 4.5 × 0.85 mm  
 
 
 

与74AHC273D相关器件

型号 品牌 获取价格 描述 数据表
74AHC273D,118 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger SOP 20-Pin
74AHC273D-Q100 NXP

获取价格

AHC/VHC/H/U/V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM, P
74AHC273D-Q100 NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHC273D-T NXP

获取价格

IC AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC,
74AHC273PW NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger
74AHC273PW NEXPERIA

获取价格

Octal D-type flip-flop with reset; positive-edge triggerProduction
74AHC273PW,112 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74AHC273PW,118 NXP

获取价格

74AHC(T)273 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin
74AHC273PW/T3 NXP

获取价格

IC AHC/VHC/H/U/V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM
74AHC273PWDH NXP

获取价格

Octal D-type flip-flop with reset; positive-edge trigger