5秒后页面跳转
74ACTQ18823SSC PDF预览

74ACTQ18823SSC

更新时间: 2024-11-19 22:14:47
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
9页 93K
描述
18-Bit D-Type Flip-Flop with 3-STATE Outputs

74ACTQ18823SSC 数据手册

 浏览型号74ACTQ18823SSC的Datasheet PDF文件第2页浏览型号74ACTQ18823SSC的Datasheet PDF文件第3页浏览型号74ACTQ18823SSC的Datasheet PDF文件第4页浏览型号74ACTQ18823SSC的Datasheet PDF文件第5页浏览型号74ACTQ18823SSC的Datasheet PDF文件第6页浏览型号74ACTQ18823SSC的Datasheet PDF文件第7页 
September 1991  
Revised November 1999  
74ACTQ18823  
18-Bit D-Type Flip-Flop with 3-STATE Outputs  
General Description  
Features  
The ACTQ18823 contains eighteen non-inverting D-type  
flip-flops with 3-STATE outputs and is intended for bus ori-  
ented applications. The device is byte controlled. A buff-  
ered clock (CP), Clear (CLR), Clock Enable (EN) and  
Output Enable (OE) are common to each byte and can be  
shorted together for full 18-bit operation.  
Utilizes Fairchild’s FACT Quiet Series technology  
Broadside pinout allows for easy board layout  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Guaranteed pin-to-pin output skew  
Separate control logic for each byte  
The ACTQ18823 utilizes Fairchild’s Quiet Series technol-  
ogy to guarantee quiet output switching and improved  
dynamic threshold performance. FACT Quiet Series fea-  
tures GTO output control and undershoot corrector for  
superior performance.  
Extra data width for wider address/data paths or buses  
carrying parity  
Outputs source/sink 24 mA  
Additional specs for Multiple Output Switching  
Output loading specs for both 50 pF and 250 pF loads  
Ordering Code:  
Order Number  
74ACTQ18823SSC  
74ACTQ18823MTD  
Package Number  
MS56A  
Package Description  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD56  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Logic Symbol  
Pin Descriptions  
Pin Names  
OEn  
Description  
Output Enable Input (Active LOW)  
Clear (Active LOW)  
Clock Enable (Active LOW)  
Clock Pulse Input  
CLRn  
ENn  
CPn  
I0I17  
O0O17  
Inputs  
Outputs  
FACT , Quiet Series , FACT Quiet Series , and GTO are trademarks of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS010953  
www.fairchildsemi.com  

与74ACTQ18823SSC相关器件

型号 品牌 获取价格 描述 数据表
74ACTQ18823SSC_NL FAIRCHILD

获取价格

Bus Driver, ACT Series, 2-Func, 9-Bit, True Output, CMOS, PDSO56, 0.300 INCH, LEAD FREE, M
74ACTQ18823SSCQR ETC

获取价格

18-Bit D-Type Flip-Flop
74ACTQ18823SSCX ETC

获取价格

18-Bit D-Type Flip-Flop
74ACTQ18825 FAIRCHILD

获取价格

18-Bit Buffer/Line Driver with 3-STATE Outputs
74ACTQ18825CW FAIRCHILD

获取价格

Bus Driver, ACT Series, 2-Func, 9-Bit, True Output, CMOS, DIE
74ACTQ18825MTD FAIRCHILD

获取价格

18-Bit Buffer/Line Driver with 3-STATE Outputs
74ACTQ18825MTDX FAIRCHILD

获取价格

18-Bit Buffer/Driver
74ACTQ18825SSC FAIRCHILD

获取价格

18-Bit Buffer/Line Driver with 3-STATE Outputs
74ACTQ18825SSC TI

获取价格

ACT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, SSOP-56
74ACTQ18825SSCX TI

获取价格

ACT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, SSOP-56