5秒后页面跳转
74ACT533SC PDF预览

74ACT533SC

更新时间: 2024-01-08 20:52:20
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 87K
描述
Octal Transparent Latch with 3-STATE Outputs

74ACT533SC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, MS-013, SOIC-20
针数:20Reach Compliance Code:unknown
风险等级:5.31Is Samacsys:N
系列:ACTJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):9.5 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

74ACT533SC 数据手册

 浏览型号74ACT533SC的Datasheet PDF文件第2页浏览型号74ACT533SC的Datasheet PDF文件第3页浏览型号74ACT533SC的Datasheet PDF文件第4页浏览型号74ACT533SC的Datasheet PDF文件第5页浏览型号74ACT533SC的Datasheet PDF文件第6页浏览型号74ACT533SC的Datasheet PDF文件第7页 
August 1999  
Revised October 1999  
74ACT533  
Octal Transparent Latch  
with 3-STATE Outputs  
General Description  
Features  
ICC and IOZ reduced by 50%  
The ACT533 consists of eight latches with 3-STATE out-  
puts for bus organized system applications. The flip-flops  
appear transparent to the data when Latch Enable (LE) is  
HIGH. When LE is low, the data satisfying the input timing  
requirements is latched. Data appears on the bus when the  
Output Enable (OE) is LOW. When OE is HIGH, the bus  
output is in the high impedance state.  
Eight latches in a single package  
3-STATE outputs drive bus lines or buffer memory  
address registers  
Outputs source/sink 24 mA  
Inverted version of the ACT373  
TTL-compatible inputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74ACT533SC  
74ACT533MTC  
74ACT533PC  
M20B  
MTC20  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
Description  
D0–D7  
LE  
Data Inputs  
Latch Enable Input  
OE  
Output Enable Input  
3-STATE Latch Outputs  
O0–O7  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS500311  
www.fairchildsemi.com  

74ACT533SC 替代型号

型号 品牌 替代类型 描述 数据表
74ACT533SCX FAIRCHILD

完全替代

8-Bit D-Type Latch

与74ACT533SC相关器件

型号 品牌 获取价格 描述 数据表
74ACT533SCT FAIRCHILD

获取价格

暂无描述
74ACT533SCTR FAIRCHILD

获取价格

Bus Driver, ACT Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, SOIC-20
74ACT533SCX FAIRCHILD

获取价格

8-Bit D-Type Latch
74ACT533SCXR FAIRCHILD

获取价格

暂无描述
74ACT534 FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74ACT534_07 FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74ACT534DCQB FAIRCHILD

获取价格

Octal D Flip-Flop with TRI-STATE Outputs
74ACT534DCQR FAIRCHILD

获取价格

Octal D Flip-Flop with TRI-STATE Outputs
74ACT534DCX FAIRCHILD

获取价格

Octal D Flip-Flop with TRI-STATE Outputs
74ACT534DMQB FAIRCHILD

获取价格

Octal D Flip-Flop with TRI-STATE Outputs