5秒后页面跳转
74ACT240SJX PDF预览

74ACT240SJX

更新时间: 2024-02-21 04:40:22
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 91K
描述
Dual 4-Bit Inverting Buffer/Driver

74ACT240SJX 技术参数

生命周期:Contact Manufacturer包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.59Is Samacsys:N
系列:ACTJESD-30 代码:R-PDSO-G20
长度:6.5 mm逻辑集成电路类型:BUS DRIVER
位数:4功能数量:2
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):8.5 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

74ACT240SJX 数据手册

 浏览型号74ACT240SJX的Datasheet PDF文件第2页浏览型号74ACT240SJX的Datasheet PDF文件第3页浏览型号74ACT240SJX的Datasheet PDF文件第4页浏览型号74ACT240SJX的Datasheet PDF文件第5页浏览型号74ACT240SJX的Datasheet PDF文件第6页浏览型号74ACT240SJX的Datasheet PDF文件第7页 
November 1988  
Revised November 1999  
74AC240 74ACT240  
Octal Buffer/Line Driver with 3-STATE Outputs  
General Description  
Features  
The AC/ACT240 is an octal buffer and line driver designed  
to be employed as a memory address driver, clock driver  
and bus oriented transmitter or receiver which provides  
improved PC board density.  
ICC and IOZ reduced by 50%  
Inverting 3-STATE outputs drive bus lines or buffer  
memory address registers  
Outputs source/sink 24 mA  
ACT240 has TTL-compatible inputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74AC240SC  
74AC240SJ  
M20B  
M20D  
MTC20  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300Wide Body  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74AC240MTC  
74AC240PC  
74ACT240SC  
74ACT240SJ  
74ACT240MTC  
74ACT240PC  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300Wide Body  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
M20B  
M20D  
MTC20  
N20A  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
Pin Descriptions  
IEEE/IEC  
Pin Names  
Description  
OE1, OE2  
I0I7  
3-STATE Output Enable Inputs  
Inputs  
O0O7  
Outputs  
Truth Tables  
Inputs  
OE1  
Outputs  
In  
(Pins 12, 14, 16, 18)  
L
L
L
H
X
H
L
H
Z
Connection Diagram  
Inputs  
OE2  
Outputs  
In  
(Pins 3, 5, 7, 9)  
L
L
L
H
X
H
L
H
Z
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS009941  
www.fairchildsemi.com  

与74ACT240SJX相关器件

型号 品牌 描述 获取价格 数据表
74ACT240SJX_NL FAIRCHILD Bus Driver, ACT Series, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20, 5.30 MM, LEAD FREE,

获取价格

74ACT240TTR STMICROELECTRONICS OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)

获取价格

74ACT241 FAIRCHILD Octal Buffer/Line Driver with 3-STATE Outputs

获取价格

74ACT241CW FAIRCHILD Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, DIE

获取价格

74ACT241FC TI ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, FP-20

获取价格

74ACT241FCQR FAIRCHILD Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CDFP20, CERAMIC, FP-20

获取价格