5秒后页面跳转
74ACT16543 PDF预览

74ACT16543

更新时间: 2024-01-10 11:45:51
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
6页 59K
描述
16-Bit Registered Transceiver with 3-STATE Outputs

74ACT16543 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SSOP包装说明:0.300 INCH, MO-118, SSOP-56
针数:56Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.42
Is Samacsys:N控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:ACT
JESD-30 代码:R-PDSO-G56JESD-609代码:e3
长度:18.415 mm逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP56,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:9 ns传播延迟(tpd):9.8 ns
认证状态:Not Qualified座面最大高度:2.74 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:7.5 mm
Base Number Matches:1

74ACT16543 数据手册

 浏览型号74ACT16543的Datasheet PDF文件第2页浏览型号74ACT16543的Datasheet PDF文件第3页浏览型号74ACT16543的Datasheet PDF文件第4页浏览型号74ACT16543的Datasheet PDF文件第5页浏览型号74ACT16543的Datasheet PDF文件第6页 
August 1999  
Revised October 1999  
74ACT16543  
16-Bit Registered Transceiver with 3-STATE Outputs  
General Description  
Features  
The ACT16543 contains sixteen non-inverting transceivers  
containing two sets of D-type registers for temporary stor-  
age of data flowing in either direction. Each byte has sepa-  
rate control inputs which can be shorted together for full  
16-bit operation. Separate Latch Enable and Output  
Enable inputs are provided for each register to permit inde-  
pendent input and output control in either direction of data  
flow.  
Independent registers for A and B buses  
Separate controls for data flow in each direction  
Back-to-back registers for storage  
Multiplexed real-time and stored data transfers  
Separate control logic for each byte  
Outputs source/sink 24 mA  
TTL-compatible inputs  
Ordering Code:  
Order Number  
74ACT16543SSC  
74ACT16543MTD  
Package Number  
MS56A  
Package Description  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD56  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
Pin Descriptions  
Pin Names  
Descriptions  
OEABn  
OEBAn  
CEABn  
CEBAn  
LEABn  
A-to-B Output Enable Input (Active LOW)  
B-to-A Output Enable Input (Active LOW)  
A-to-B Enable Input (Active LOW)  
B-to-A Enable Input (Active LOW)  
A-to-B Latch Enable Input (Active LOW)  
LEBAn  
A0–A15  
B-to-A Latch Enable Input (Active LOW)  
A-to-B Data Inputs or  
B-to-A 3-STATE Outputs  
B-to-A Data Inputs or  
B0–B15  
A-to-B 3-STATE Outputs  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS500301  
www.fairchildsemi.com  

与74ACT16543相关器件

型号 品牌 描述 获取价格 数据表
74ACT16543DGG TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74ACT16543DGGR TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74ACT16543DGGRE4 TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74ACT16543DGGRG4 TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74ACT16543DL TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74ACT16543DLG4 TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格