5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74ACT11373DWR
74ACT11373DWR PDF预览

74ACT11373DWR

更新时间： 2024-11-25 12:59:07
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
6页 105K
描述
Octal Transparent D-Type Latches With 3-State Outputs 24-SOIC -40 to 85

阅读下载

中文翻译

获取价格

74ACT11373DWR 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP, SOP24,.4针数：24
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：1.38Is Samacsys：N
控制类型：ENABLE LOW/HIGH系列：ACT
JESD-30 代码：R-PDSO-G24JESD-609代码：e4
长度：15.4 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.024 A
湿度敏感等级：1位数：8
功能数量：1端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP24,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TR峰值回流温度（摄氏度）：260
电源：5 V最大电源电流（ICC）：0.08 mA
Prop。Delay @ Nom-Sup：11.8 ns传播延迟（tpd）：12.2 ns
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Bus Driver/Transceiver最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A宽度：7.5 mm
Base Number Matches：1

74ACT11373DWR 数据手册

 浏览型号74ACT11373DWR的Datasheet PDF文件第2页浏览型号74ACT11373DWR的Datasheet PDF文件第3页浏览型号74ACT11373DWR的Datasheet PDF文件第4页浏览型号74ACT11373DWR的Datasheet PDF文件第5页浏览型号74ACT11373DWR的Datasheet PDF文件第6页 
74ACT11373  
OCTAL TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SCAS015B – JUNE 1987 – REVISED APRIL 1996  
DB, DW, OR NT PACKAGE  
(TOP VIEW)  
Eight Latches in a Single Package  
3-State Bus Driving True Outputs  
Full Parallel Access for Loading  
Buffered Input and Output-Enable Pins  
Inputs Are TTL-Voltage Compatible  
1Q  
2Q  
OE  
1D  
2D  
3D  
4D  
V
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
2
3Q  
3
4Q  
4
Flow-Through Architecture Optimizes  
PCB Layout  
GND  
GND  
GND  
GND  
5Q  
5
6
CC  
Center-Pin V  
Minimize High-Speed Switching Noise  
and GND Configurations  
CC  
7
V
CC  
8
5D  
6D  
7D  
8D  
LE  
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
9
10  
11  
12  
6Q  
500-mA Typical Latch-Up Immunity at  
125°C  
7Q  
8Q  
Package Options Include Plastic  
Small-Outline (DW) and Shrink  
Small-Outline (DB) Packages, and Standard  
Plastic 300-mil DIPs (NT)  
description  
This 8-bit latch features 3-state outputs designed specifically for driving highly-capacitive or relatively  
low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus  
drivers, and working registers.  
The eight latches of the 74ACT11373 are transparent D-type latches. While the latch-enable (LE) input is high,  
the Q outputs follow the data (D) inputs. When the enable is taken low, the Q outputs are latched at the levels  
that were set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impendance third state and increased drive provide the capability to drive  
the bus lines in a bus-organized system without need for interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are off.  
The 74ACT11373 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each latch)  
INPUTS  
OUTPUT  
Q
LE  
H
H
L
OE  
L
D
H
L
H
L
L
L
X
X
Q
0
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

74ACT11373DWR 替代型号

型号 品牌 替代类型 描述 数据表
74ACT11373DBLE TI

完全替代

 Octal Transparent D-Type Latches With 3-State Outputs 24-SSOP -40 to 85
74ACT11373NT TI

完全替代

 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74ACT11373DW TI

完全替代

 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

与74ACT11373DWR相关器件

型号 品牌 获取价格 描述 数据表
74ACT11373DWRE4 TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SOP-24
74ACT11373DWRG4 TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
74ACT11373N PHILIPS

获取价格

 		D Latch, 1-Func, 8-Bit, CMOS, PDIP24
74ACT11373NSR TI

获取价格

 		IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24, Bus Driver/Trans
74ACT11373NSRG4 TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24
74ACT11373NT TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74ACT11373NTE4 TI

获取价格

 		Octal Transparent D-Type Latches With 3-State Outputs 24-PDIP -40 to 85
74ACT11374 TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
74ACT11374D YAGEO

获取价格

 		Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24
74ACT11374DB TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

与74ACT11373DWR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证