5秒后页面跳转
74ACT109SCX_NL PDF预览

74ACT109SCX_NL

更新时间: 2024-11-27 20:01:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
12页 333K
描述
J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16

74ACT109SCX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.12
系列:ACTJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:J-KBAR FLIP-FLOP
最大频率@ Nom-Sup:125000000 Hz最大I(ol):0.024 A
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 V传播延迟(tpd):13 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:125 MHzBase Number Matches:1

74ACT109SCX_NL 数据手册

 浏览型号74ACT109SCX_NL的Datasheet PDF文件第2页浏览型号74ACT109SCX_NL的Datasheet PDF文件第3页浏览型号74ACT109SCX_NL的Datasheet PDF文件第4页浏览型号74ACT109SCX_NL的Datasheet PDF文件第5页浏览型号74ACT109SCX_NL的Datasheet PDF文件第6页浏览型号74ACT109SCX_NL的Datasheet PDF文件第7页 
March 2007  
74AC109, 74ACT109  
tm  
Dual JK Positive Edge-Triggered Flip-Flop  
Features  
General Description  
I reduced by 50%  
The AC/ACT109 consists of two high-speed completely  
independent transition clocked JK flip-flops. The clocking  
operation is independent of rise and fall times of the  
clock waveform. The JK design allows operation as a  
D-Type flip-flop (refer to AC/ACT74 data sheet) by  
connecting the J and K inputs together.  
CC  
Outputs source/sink 24mA  
ACT109 has TTL-compatible inputs  
Asynchronous Inputs:  
– LOW input to S (Set) sets Q to HIGH level  
D
– LOW input to C (Clear) sets Q to LOW level  
D
– Clear and Set are independent of clock  
– Simultaneous LOW on C and S makes both  
D
D
Q and Q HIGH  
Ordering Information  
Order  
Number  
Package  
Number  
Package Description  
74AC109SC  
74AC109SJ  
74AC109MTC  
M16A  
M16D  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
MTC16  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
74ACT109SC  
74AC109MTC  
M16A  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
MTC16  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
74ACT109PC  
N16E  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.  
Connection Diagram  
Pin Descriptions  
Pin Names  
Description  
J , J , K , K  
2
Data Inputs  
1
2
1
CP , CP  
Clock Pulse Inputs  
Direct Clear Inputs  
Direct Set Inputs  
Outputs  
1
2
C
, C  
D2  
D1  
S
, S  
D2  
D1  
Q , Q , Q , Q  
2
1
2
1
FACT™ is a trademark of Fairchild Semiconductor Corporation.  
©1988 Fairchild Semiconductor Corporation  
74AC109, 74ACT109 Rev. 1.5  
www.fairchildsemi.com  

与74ACT109SCX_NL相关器件

型号 品牌 获取价格 描述 数据表
74ACT109SCXR FAIRCHILD

获取价格

J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output
74ACT109SJQR TI

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, E
74ACT10B STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
74ACT10M STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
74ACT10MTC ETC

获取价格

Triple 3-input NAND Gate
74ACT10MTCX FAIRCHILD

获取价格

NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, PDSO14, 4.40 MM, MO-153, TSSOP-14
74ACT10MTR ETC

获取价格

Triple 3-input NAND Gate
74ACT10PC FAIRCHILD

获取价格

Triple 3-Input NAND Gate
74ACT10PCQR ETC

获取价格

Triple 3-input NAND Gate
74ACT10SC TI

获取价格

ACT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14