5秒后页面跳转
74AC16543 PDF预览

74AC16543

更新时间: 2022-12-13 13:08:28
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
9页 165K
描述
16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

74AC16543 数据手册

 浏览型号74AC16543的Datasheet PDF文件第2页浏览型号74AC16543的Datasheet PDF文件第3页浏览型号74AC16543的Datasheet PDF文件第4页浏览型号74AC16543的Datasheet PDF文件第5页浏览型号74AC16543的Datasheet PDF文件第6页浏览型号74AC16543的Datasheet PDF文件第7页 
54AC16543, 74AC16543  
16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCAS125B – MARCH 1990 – REVISED APRIL 1996  
54AC16543 . . . WD PACKAGE  
74AC16543 . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
3-State True Outputs  
1OEAB  
1LEAB  
1CEAB  
GND  
1OEBA  
1LEBA  
1CEBA  
GND  
1B1  
1B2  
Flow-Through Architecture Optimizes  
PCB Layout  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
2
3
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
4
1A1  
1A2  
5
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
6
V
V
7
CC  
CC  
500-mA Typical Latch-Up Immunity at  
125°C  
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
8
9
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Package Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Package Using 25-mil Center-to-Center Pin  
Spacings  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
47 1B5  
GND  
1B6  
46  
45  
44 1B7  
43 1B8  
42 2B1  
41 2B2  
40 2B3  
39 GND  
38 2B4  
37 2B5  
36 2B6  
description  
The ’AC16543 are 16-bit registered transceivers  
that contain two sets of D-type latches for  
temporary storage of data flowing in either  
direction.  
They can be used as two 8-bit  
V
35  
V
transceivers or one 16-bit transceiver. Separate  
latch-enable (LEAB or LEBA) and output-enable  
(OEAB or OEBA) inputs are provided for each  
register to permit independent control in either  
direction of data flow.  
CC  
CC  
2A7  
2A8  
GND  
34 2B7  
33 2B8  
32 GND  
31 2CEBA  
30 2LEBA  
29 2OEBA  
2CEAB  
2LEAB  
2OEAB  
The A-to-B enable (CEAB) input must be low to  
enter data from A or to output data to B. Having  
CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition at LEAB  
puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the CEBA, LEBA,  
and OEBA inputs.  
The 74AC16543 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and  
functionality of standard small-outline packages in the same printed-circuit-board area.  
The 54AC16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
74AC16543 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC16543相关器件

型号 品牌 描述 获取价格 数据表
74AC16543DL TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74AC16543DLR TI 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74AC16620 TI 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74AC16620DL TI 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

74AC16620DLR TI 16-Bit Bus Transceivers With 3-State Outputs 48-SSOP -40 to 85

获取价格

74AC16623 TI 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

获取价格