5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74AC16240DLR
74AC16240DLR PDF预览

74AC16240DLR

更新时间： 2024-11-11 12:58:19
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器输出元件
页数 文件大小 规格书
9页 171K
描述
16-Bit Bus Drivers With 3-State Outputs 48-SSOP -40 to 85

阅读下载

中文翻译

获取价格

74AC16240DLR 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：0.300 INCH, PLASTIC, SSOP-48针数：48
Reach Compliance Code：not_compliant风险等级：5.87
Is Samacsys：N控制类型：ENABLE LOW
系列：ACJESD-30 代码：R-PDSO-G48
长度：15.875 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.024 A
位数：4功能数量：4
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP48,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3/5 V
Prop。Delay @ Nom-Sup：10.2 ns传播延迟（tpd）：7.1 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
Base Number Matches：1

74AC16240DLR 数据手册

 浏览型号74AC16240DLR的Datasheet PDF文件第2页浏览型号74AC16240DLR的Datasheet PDF文件第3页浏览型号74AC16240DLR的Datasheet PDF文件第4页浏览型号74AC16240DLR的Datasheet PDF文件第5页浏览型号74AC16240DLR的Datasheet PDF文件第6页浏览型号74AC16240DLR的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢁ
ꢇ
ꢈ
ꢉ
ꢁ
ꢂ
ꢃ
ꢄ ꢅ ꢊꢋꢌ ꢍ ꢋꢎꢏ ꢐ ꢑꢌ ꢒ ꢓꢑ  
ꢄ
ꢅ
ꢆ
ꢁ
ꢇ
ꢏ
ꢏ
ꢔ
ꢌ
ꢍ
ꢕ
ꢖ
ꢊ
ꢏ
ꢍ
ꢂ
ꢍ
ꢓ
ꢗ
ꢎ
ꢍ
ꢘ
ꢎ
ꢍ
SCAS234B − JULY 1990 − REVISED OCTOBER 1996  
54AC16240 . . . WD PACKAGE  
74AC16240 . . . DL PACKAGE  
(TOP VIEW)  
D
D
D
D
D
D
D
Members of the Texas Instruments  
Widebus Family  
3-State Outputs Drive Bus Lines or Buffer  
Memory Address Registers  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1
48 2OE  
47 1A1  
46 1A2  
45 GND  
44 1A3  
43 1A4  
Flow-Through Architecture Optimizes PCB  
Layout  
2
3
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
4
CC  
5
6
EPIC(Enhanced-Performance Implanted  
CMOS) 1-µm Process  
500-mA Typical Latch-Up Immunity at  
V
7
42  
V
CC  
CC  
2Y1  
2Y2  
GND  
2Y3  
2Y4  
3Y1  
3Y2  
GND  
3Y3  
3Y4  
8
41 2A1  
40 2A2  
39 GND  
38 2A3  
37 2A4  
36 3A1  
35 3A2  
34 GND  
33 3A3  
32 3A4  
9
125°C  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Package Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Package Using 25-mil Center-to-Center Pin  
Spacings  
description  
V
31  
V
CC  
CC  
The ’AC16240 are 16-bit buffers and line drivers  
4Y1  
4Y2  
GND  
4Y3  
4Y4  
30 4A1  
29 4A2  
28 GND  
27 4A3  
designed specifically to improve both the  
performance and density of 3-state memory  
address drivers, clock drivers, and bus-oriented  
receivers and transmitters.  
26  
25  
4A4  
3OE  
4OE  
They can be used as four 4-bit buffers, two 8-bit  
buffers, or one 16-bit buffer. These devices  
provide inverting outputs and symmetrical  
active-low output-enable (OE) inputs.  
The 74AC16240 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and  
functionality of standard small-outline packages in the same printed circuit board area.  
The 54AC16240 is characterized for operation over the full military temperature range of −55°C to 125°C.  
The 74AC16240 is characterized for operation from −40°C to 85°C.  
FUNCTION TABLE  
(each 4-bit buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
L
H
Z
H
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢎ ꢙ ꢚꢓꢏꢏ ꢗ ꢍꢕ ꢓꢑꢔ ꢌꢏ ꢓ ꢙ ꢗꢍꢓꢐ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢘꢑ ꢗ ꢐ ꢎ ꢃꢍ ꢌꢗ ꢙ  
ꢬ
ꢐ
ꢂ
ꢍ
ꢂ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢛ
ꢤ
ꢘ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢍ
ꢤ
ꢭ
ꢦ
ꢞ
ꢌ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢮ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢯ
ꢬ
ꢘ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
ꢠ
ꢥ
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢯ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...9

中文翻译

下载PDF

与74AC16240DLR相关器件

型号 品牌 获取价格 描述 数据表
74AC16244 STMICROELECTRONICS

获取价格

 		16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
74AC16244 FAIRCHILD

获取价格

 		16-Bit Buffer/Line Driver with 3-STATE Outputs
74AC16244 TI

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGG TI

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGG NXP

获取价格

 		IC AC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, Bus Driver/Transceiver
74AC16244DGGR STMICROELECTRONICS

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGGR TI

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGGRE4 TI

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGGRE4 STMICROELECTRONICS

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
74AC16244DGGRG4 STMICROELECTRONICS

获取价格

 		16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

与74AC16240DLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证