5秒后页面跳转
74AC11258N PDF预览

74AC11258N

更新时间: 2024-11-09 19:50:27
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路
页数 文件大小 规格书
6页 84K
描述
Quad 2-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs 20-PDIP -40 to 85

74AC11258N 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP20,.3针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.91系列:AC
JESD-30 代码:R-PDIP-T20长度:24.325 mm
负载电容(CL):50 pF逻辑集成电路类型:MULTIPLEXER
最大I(ol):0.024 A功能数量:4
输入次数:2输出次数:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3/5 V
Prop。Delay @ Nom-Sup:9.2 ns传播延迟(tpd):9.2 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Multiplexer/Demultiplexers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

74AC11258N 数据手册

 浏览型号74AC11258N的Datasheet PDF文件第2页浏览型号74AC11258N的Datasheet PDF文件第3页浏览型号74AC11258N的Datasheet PDF文件第4页浏览型号74AC11258N的Datasheet PDF文件第5页浏览型号74AC11258N的Datasheet PDF文件第6页 
74AC11258  
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER  
WITH 3-STATE OUTPUTS  
SCAS063A – D3257, JANUARY 1989 – REVISED APRIL 1993  
DW OR N PACKAGE  
3-State Outputs Interface Directly With  
System Bus  
(TOP VIEW)  
Flow-Through Architecture to Optimize  
A/B  
1Y  
1A  
1B  
2A  
2B  
V
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
PCB Layout  
Center-Pin V  
and GND Configurations to  
Minimize High-Speed Switching Noise  
CC  
2Y  
GND  
GND  
GND  
GND  
3Y  
EPIC (Enhanced-Performance Implanted  
CC  
CMOS) 1- m Process  
V
CC  
500-mA Typical Latch-Up Immunity  
at 125°C  
3A  
3B  
4A  
4B  
Provides Bus Interface from Multiple  
4Y  
Sources in High-Performance Systems  
G
Package Options Include Plastic Small  
Outline Packages, and Standard Plastic  
300-mil DIPs  
logic symbol  
description  
10  
G
1
EN  
This device is designed to multiplex signals from  
4-bit data sources to 4-output data lines in  
bus-organized systems. The 3-state outputs will  
not load the data lines when the output control pin  
(G) is at a high logic level.  
A/B  
G1  
20  
1A  
1
1
MUX  
2
3
19  
1Y  
2Y  
1B  
18  
2A  
The 74AC11258 is characterized for operation  
from – 40°C to 85°C.  
17  
2B  
14  
3A  
8
9
13  
FUNCTION TABLE  
INPUTS  
3Y  
4Y  
3B  
12  
4A  
OUTPUT  
Y
11  
OUTPUT  
CONTROL  
G
DATA  
SELECT  
A/B  
4B  
A
B
H
L
L
L
L
X
L
X
L
X
X
X
L
Z
H
L
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
L
H
X
X
H
H
H
L
H
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11258N相关器件

型号 品牌 获取价格 描述 数据表
74AC11273 TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLEAR
74AC11273D PHILIPS

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO24
74AC11273D-T YAGEO

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO24
74AC11273DW TI

获取价格

Octal D-Type Flip-Flops With Clear 24-SOIC -40 to 85
74AC11273NT TI

获取价格

Octal D-Type Flip-Flops With Clear 24-PDIP -40 to 85
74AC11280 TI

获取价格

9-BIT PARITY GENERATOR/CHECKER
74AC11280D ROCHESTER

获取价格

Parity Generator/Checker, AC Series, 9-Bit, Complementary Output, CMOS, PDSO14, PLASTIC, S
74AC11280D TI

获取价格

9-BIT PARITY GENERATOR/CHECKER
74AC11280DR TI

获取价格

9-Bit Parity Generators/Checkers 14-SOIC -40 to 85
74AC11280D-T YAGEO

获取价格

Parity Generator/Checker, AC Series, 9-Bit, Complementary Output, CMOS, PDSO16