Datasheet > 74AC11191DWR

74AC11191DWR

更新时间： 2024-11-25 21:15:39

品牌	Logo	应用领域
德州仪器 - TI		光电二极管逻辑集成电路触发器
页数	文件大小	规格书
10页	139K
描述
AC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO20, PLASTIC, SO-20

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AC11191DWR 技术参数

生命周期：	Obsolete	零件包装代码：	SOIC
包装说明：	SOP,	针数：	20
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.84	计数方向：	BIDIRECTIONAL
系列：	AC	JESD-30 代码：	R-PDSO-G20
长度：	12.8 mm	负载电容（CL）：	50 pF
负载/预设输入：	YES	逻辑集成电路类型：	BINARY COUNTER
工作模式：	SYNCHRONOUS	位数：	4
功能数量：	1	端子数量：	20
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
传播延迟（tpd）：	12.7 ns	认证状态：	Not Qualified
座面最大高度：	2.65 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
触发器类型：	POSITIVE EDGE	宽度：	7.5 mm
最小 fmax：	100 MHz	Base Number Matches：	1

74AC11191DWR 数据手册

ꢀꢁ ꢂꢃ ꢄꢄꢄꢅ ꢄ

ꢆꢇ ꢈꢃꢉꢊꢋ ꢈꢋ ꢌꢆ ꢍꢁ ꢎꢏꢐꢑ ꢍ ꢌꢒꢓꢔ ꢋꢕ ꢈꢍꢏꢐ ꢈꢂꢊꢇꢍꢃꢋ ꢌ ꢈꢑ ꢖꢊ

ꢗ

SCAS105A − FEBRUARY 1990 − REVISED APRIL 1993

DW OR N PACKAGE

(TOP VIEW)

• Single Down/Up Count Control Line

• Look-Ahead Circuitry Enhances Speed of

Cascaded Counters

RCO

D/U

CLK

• Fully Synchronous in Count Modes

• Asynchronously Presettable with Load

GND

Control

• Flow-Through Architecture to Optimize

CTEN

LOAD

PCB Layout

• Center-Pin V

and GND Configurations to

Minimize High-Speed Switching Noise

MAX/MIN

• EPICt (Enhanced-Performance Implanted

CMOS) 1-mm Process

• 500-mA Typical Latch-Up Immunity at

125°C

• Package Options Include Plastic

Small-Outline Packages and Standard

Plastic 300-mil DIPs

description

The 74AC11191 is a synchronous, 4-bit binary reversible up/down counter. Synchronous counting operation

is provided by clocking all flip-flops simultaneously so that the outputs change coincident with each other when

instructed by the steering logic. This mode of operation eliminates the output counting spikes normally

associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable

input (CTEN) is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of

the down/up (D/U) input. When D/U is low, the counter counts up and when D/U is high, it counts down.

These counters feature a fully independent clock circuit. Changes at the control inputs (CTEN and D/U) that

will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function

of the counter will be dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, the outputs may be preset to any number between 0 and 15

by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to

agree with the data inputs independently of the level of the clock input. This feature allows the counter to be

used as a modulo-N divider by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum

count. The latter output produces a high-level output pulse with a duration approximately equal to one complete

cycle of the clock while the count is zero (all outputs low) counting down or maximum (15) counting up. The

ripple-clock output (RCO) produces a low-level output pulse under those same conditions but only while the

clock input is low. The counter can easily be cascaded by feeding the ripple clock output to the enable input

of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The

maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The 74AC11191 is characterized for operation from − 40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

ꢒ

ꢊ

ꢋ

ꢧ

ꢔ

ꢢ

ꢌ

ꢃ

ꢠ

ꢑ

ꢡ

ꢐ

ꢛ

ꢋ

ꢙ

ꢈ

ꢚ

ꢔ

ꢂ

ꢑ

ꢂ

ꢘ

ꢙ

ꢣ

ꢚ

ꢛ

ꢡ

ꢜ

ꢝ

ꢞ

ꢟ

ꢘ

ꢛ

ꢙ

ꢘ

ꢠ

ꢤ

ꢡ

ꢢ

ꢜ

ꢣ

ꢙ

ꢟ

ꢞ

ꢝ

ꢠ

ꢛ

ꢚ

ꢤ

ꢑꢣ

ꢢ

ꢥ

ꢠ

ꢦ

ꢘ

ꢡ

ꢞ

ꢠ

ꢟ

ꢘ

ꢟ

ꢛ

ꢜ

ꢙ

ꢢ

ꢧ

ꢞ

ꢙ

ꢟ

ꢣ

ꢠ

ꢨ

ꢜ

ꢛ

ꢡ

ꢟ

ꢛ

ꢜ

ꢝ

ꢟ

ꢛ

ꢠ

ꢤ

ꢘ

ꢚ

ꢘ

ꢡ

ꢣ

ꢜ

ꢟ

ꢩ

ꢟ

ꢣ

ꢜ

ꢛ

ꢚ

ꢪ

ꢞ

ꢐ

ꢙ

ꢝ

ꢣ

ꢠ

ꢟ

ꢞ

ꢙ

ꢧ

ꢞ

ꢜ

ꢧ

ꢫ

ꢞ

ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ

ꢜ

ꢞ

ꢙ

ꢟ

ꢬ

ꢨ

ꢒ

ꢜ

ꢛ

ꢧ

ꢢ

ꢡ

ꢟ

ꢘ

ꢛ

ꢙ

ꢤ

ꢜ

ꢛ

ꢡ

ꢣ

ꢠ

ꢘ

ꢙ

ꢭ

ꢧ

ꢛ

ꢣ

ꢠ

ꢙ

ꢛ

ꢟ

ꢙ

ꢣ

ꢡꢣ

ꢠ

ꢞ

ꢜ

ꢘ

ꢦ

ꢬ

ꢘ

ꢙ

ꢡ

ꢦ

ꢢ

ꢧ

ꢣ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

^{POST OFFICE BOX 1443}• HOUSTON, TEXAS

77251−1443

12 3 4 5 6 7...10

中文翻译

下载PDF

与74AC11191DWR相关器件

型号	品牌	获取价格	描述	数据表
74AC11191J	TI	获取价格	IC,COUNTER,UP/DOWN,4-BIT BINARY,AC-CMOS,DIP,20PIN,CERAMIC
74AC11191N	TI	获取价格	Synchronous 4-Bit Up/Down Binary Counters 20-PDIP -40 to 85
74AC11191N	PHILIPS	获取价格	Binary Counter, Synchronous, Bidirectional, CMOS, PDIP20,
74AC11191N	YAGEO	获取价格	Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO
74AC11192D	YAGEO	获取价格	Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO
74AC11192D-T	YAGEO	获取价格	Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO
74AC11192N	YAGEO	获取价格	Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO
74AC11194	TI	获取价格	4朆IT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
74AC11194_10	TI	获取价格	4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
74AC11194D	PHILIPS	获取价格	Shift Register, 4-Bit, CMOS, PDSO20

与74AC11191DWR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

41
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

57

产品中心

服务支持

精选活动

关于我们

帮助中心

74AC11191DWR

74AC11191DWR 技术参数

74AC11191DWR 数据手册

与74AC11191DWR相关器件

与74AC11191DWR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AC11191DWR

74AC11191DWR 技术参数

74AC11191DWR 数据手册

与74AC11191DWR相关器件

与74AC11191DWR相关文章

您还可以找

您在本页遇到什么问题？