5秒后页面跳转
74AC11074DRG4 PDF预览

74AC11074DRG4

更新时间: 2024-02-28 16:56:58
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
6页 95K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

74AC11074DRG4 数据手册

 浏览型号74AC11074DRG4的Datasheet PDF文件第2页浏览型号74AC11074DRG4的Datasheet PDF文件第3页浏览型号74AC11074DRG4的Datasheet PDF文件第4页浏览型号74AC11074DRG4的Datasheet PDF文件第5页浏览型号74AC11074DRG4的Datasheet PDF文件第6页 
74AC11074  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCAS499A – DECEMBER 1986 – REVISED APRIL 1996  
D, N, OR PW PACKAGE  
Center-Pin V  
Minimize High-Speed Switching Noise  
and GND Configurations  
CC  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
1PRE  
1Q  
1Q  
GND  
2Q  
1CLK  
1D  
1CLR  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
500-mA Typical Latch-Up Immunity at  
125°C  
V
CC  
Package Options Include Plastic  
Small-Outline (D) and Thin Shrink  
Small-Outline (PW) Packages, and  
Standard Plastic 300-mil DIPs (N)  
2CLR  
2D  
2CLK  
2Q  
2PRE  
8
description  
This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE)  
or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR  
are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the  
outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is  
not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may  
be changed without affecting the levels at the outputs.  
The 74AC11074 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
PRE  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
H
L
L
H
X
H
H
L
L
X
H
H
H
H
H
H
L
L
H
H
H
L
X
Q
Q
0
0
This configuration is nonstable; that is, it does not  
persist when PRE or CLR returns to its inactive  
(high) level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11074DRG4相关器件

型号 品牌 描述 获取价格 数据表
74AC11074D-T YAGEO D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS

获取价格

74AC11074N YAGEO D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS

获取价格

74AC11074N TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

获取价格

74AC11074NSR TI IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREE

获取价格

74AC11074NSRG4 TI AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREEN,

获取价格

74AC11074PW TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

获取价格