5秒后页面跳转
74ABT74PW PDF预览

74ABT74PW

更新时间: 2024-11-22 11:14:19
品牌 Logo 应用领域
安世 - NEXPERIA 信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
13页 222K
描述
Dual D-type flip-flop with set and reset; positive edge-triggerProduction

74ABT74PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:PLASTIC, TSSOP1-14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.25
Is Samacsys:N系列:ABT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP湿度敏感等级:1
位数:1功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260最大电源电流(ICC):0.05 mA
传播延迟(tpd):4 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:150 MHzBase Number Matches:1

74ABT74PW 数据手册

 浏览型号74ABT74PW的Datasheet PDF文件第2页浏览型号74ABT74PW的Datasheet PDF文件第3页浏览型号74ABT74PW的Datasheet PDF文件第4页浏览型号74ABT74PW的Datasheet PDF文件第5页浏览型号74ABT74PW的Datasheet PDF文件第6页浏览型号74ABT74PW的Datasheet PDF文件第7页 
74ABT74  
Dual D-type flip-flop with set and reset; positive edge-trigger  
Rev. 3 — 12 October 2020  
Product data sheet  
1. General description  
The 74ABT74 is a dual positive edge triggered D-type flip-flop with individual data (D), clock (CP),  
set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that  
meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored  
in the flip-flop and appear at the Q output. This device is fully specified for partial power down  
applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging  
backflow current through the device when it is powered down.  
2. Features and benefits  
Supply voltage range from 4.5 V to 5.5 V  
BiCMOS high speed and output drive  
Direct interface with TTL levels  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up protection exceeds 500 mA per JESD78B class II level A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74ABT74D  
-40 °C to +85 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74ABT74PW  
-40 °C to +85 °C  
TSSOP14 plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
 
 
 

与74ABT74PW相关器件

型号 品牌 获取价格 描述 数据表
74ABT74PWDH NXP

获取价格

Dual D-type flip-flop
74ABT74PWDH-T NXP

获取价格

IC ABT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLA
74ABT74PW-T ETC

获取价格

Dual D-Type Flip-Flop
74ABT821 NXP

获取价格

10-bit D-type flip-flop; positive-edge trigger 3-State
74ABT821D NXP

获取价格

10-bit D-type flip-flop; positive-edge trigger 3-State
74ABT821D PHILIPS

获取价格

D Flip-Flop, 10-Func, Positive Edge Triggered, PDSO24
74ABT821D,602 NXP

获取价格

74ABT821 - 10-bit D-type flip-flop; positive-edge trigger; 3-state SOP 24-Pin
74ABT821D,623 NXP

获取价格

74ABT821 - 10-bit D-type flip-flop; positive-edge trigger; 3-state SOP 24-Pin
74ABT821DB NXP

获取价格

10-bit D-type flip-flop; positive-edge trigger 3-State
74ABT821DB,112 NXP

获取价格

74ABT821 - 10-bit D-type flip-flop; positive-edge trigger; 3-state SSOP2 24-Pin