5秒后页面跳转
74ABT16646 PDF预览

74ABT16646

更新时间: 2024-10-27 22:45:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
9页 86K
描述
16-Bit Transceivers and Registers with 3-STATE Outputs

74ABT16646 数据手册

 浏览型号74ABT16646的Datasheet PDF文件第2页浏览型号74ABT16646的Datasheet PDF文件第3页浏览型号74ABT16646的Datasheet PDF文件第4页浏览型号74ABT16646的Datasheet PDF文件第5页浏览型号74ABT16646的Datasheet PDF文件第6页浏览型号74ABT16646的Datasheet PDF文件第7页 
October 1993  
Revised November 1999  
74ABT16646  
16-Bit Transceivers and Registers with 3-STATE Outputs  
General Description  
Features  
The ABT16646 consists of bus transceiver circuits with 3-  
STATE, D-type flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the input bus  
or from the internal registers. Data on the A or B bus will be  
clocked into the registers as the appropriate clock pin goes  
to a high logic level. Control OE and direction pins are pro-  
vided to control the transceiver function. In the transceiver  
mode, data present at the high impedance port may be  
stored in either the A or the B register or in both. The select  
controls can multiplex stored and real-time (transparent  
mode) data. The direction control determines which bus  
will receive data when the enable control OE is Active  
LOW. In the isolation mode (control OE HIGH), A data may  
be stored in the B register and/or B data may be stored in  
the A register.  
Independent registers for A and B buses  
Multiplexed real-time and stored data  
A and B output sink capability of 64 mA, source  
capability of 32 mA  
Guaranteed latchup protection  
High impedance glitch free bus loading during entire  
power up and power down cycle  
Nondestructive hot insertion capability  
Ordering Code:  
Order Number  
74ABT16646CSSC  
74ABT16646CMTD  
Package Number  
MS56A  
Package Description  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD56  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
Pin Descriptions  
Pin Names  
Description  
A0A15  
B0B15  
Data Register A Inputs/  
3-STATE Outputs  
Data Register B Inputs/  
3-STATE Outputs  
CPABn, CPBAn  
SABn, SBAn  
OEn  
Clock Pulse Inputs  
Select Inputs  
Output Enable Input  
Direction Control Input  
DIR  
© 1999 Fairchild Semiconductor Corporation  
DS011644  
www.fairchildsemi.com  

与74ABT16646相关器件

型号 品牌 获取价格 描述 数据表
74ABT16646CMTD FAIRCHILD

获取价格

16-Bit Transceivers and Registers with 3-STATE Outputs
74ABT16646CMTDX FAIRCHILD

获取价格

Dual 8-bit Bus Transceiver
74ABT16646CSSC FAIRCHILD

获取价格

16-Bit Transceivers and Registers with 3-STATE Outputs
74ABT16646CSSC_NL FAIRCHILD

获取价格

暂无描述
74ABT16646CSSCX FAIRCHILD

获取价格

Dual 8-bit Bus Transceiver
74ABT16646CSSCX_NL FAIRCHILD

获取价格

Registered Bus Transceiver, ABT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO56, 0.300
74ABT16646DGG NXP

获取价格

16-bit bus transceiver/register 3-State
74ABT16646DGG,118 NXP

获取价格

74ABT16646DGG
74ABT16646DGGRE4 TI

获取价格

16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ABT16646DGGRG4 TI

获取价格

ABT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-