5秒后页面跳转
捷配首页

Datasheet > 74ABT16500BDGGRE4
74ABT16500BDGGRE4 PDF预览

74ABT16500BDGGRE4

更新时间： 2024-11-26 14:49:35
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
9页 147K
描述
ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56

阅读下载

中文翻译

获取价格

74ABT16500BDGGRE4 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP56,.3,20针数：56
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.39其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：ABTJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：14 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.064 A湿度敏感等级：1
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：5 V
最大电源电流（ICC）：36 mAProp。Delay @ Nom-Sup：4.9 ns
传播延迟（tpd）：5.3 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：NEGATIVE EDGE宽度：6.1 mm
Base Number Matches：1

74ABT16500BDGGRE4 数据手册

 浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第2页浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第3页浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第4页浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第5页浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第6页浏览型号74ABT16500BDGGRE4的Datasheet PDF文件第7页 
SN54ABT16500B, SN74ABT16500B  
18-BIT UNIVERSAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS057G – DECEMBER 1990 – REVISED MAY 1997  
SN54ABT16500B . . . WD PACKAGE  
SN74ABT16500B . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
OEAB  
LEAB  
A1  
GND  
A2  
GND  
CLKAB  
B1  
GND  
B2  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
52  
51  
50  
49  
48  
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
A3  
B3  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015  
V
V
CC  
CC  
A4  
A5  
B4  
B5  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
A6 10  
47 B6  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
GND  
A7  
GND  
B7  
11  
12  
46  
45  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
A8 13  
A9 14  
44 B8  
43 B9  
Flow-Through Architecture Optimizes PCB  
Layout  
A10 15  
A11 16  
A12 17  
GND 18  
A13 19  
A14 20  
A15 21  
42 B10  
41 B11  
40 B12  
39 GND  
38 B13  
37 B14  
36 B15  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
V
22  
35  
V
CC  
CC  
description  
A16 23  
A17 24  
34 B16  
33 B17  
These 18-bit universal bus transceivers combine  
D-type latches and D-type flip-flops to allow data  
flow in transparent, latched, and clocked modes.  
GND 25  
A18 26  
32 GND  
31 B18  
OEBA 27  
LEBA 28  
30 CLKBA  
29 GND  
Data flow in each direction is controlled by  
output-enable (OEAB and OEBA), latch-enable  
(LEAB and LEBA), and clock (CLKAB and  
CLKBA) inputs. For A-to-B data flow, the device  
operates in the transparent mode when LEAB is  
high. When LEAB is low, the A data is latched if  
CLKAB is held at a high or low logic level. If LEAB  
is low, the A data is stored in the latch/flip-flop on  
the high-to-low transition of CLKAB. OEAB is  
active-high. When OEAB is high, the outputs are  
active. When OEAB is low, the outputs are in the  
high-impedance state.  
Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are  
complementary (OEAB is active high and OEBA is active low).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, EPIC-ΙΙB, and UBT are trademarks of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

74ABT16500BDGGRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT16500BDGGR TI

类似代替

 具有三态输出的 18 位通用总线收发器 | DGG | 56 | -40 to 85

与74ABT16500BDGGRE4相关器件

型号 品牌 获取价格 描述 数据表
74ABT16500C NXP

获取价格

 		18-bit universal bus transceiver 3-State
74ABT16500CDGG NXP

获取价格

 		18-bit universal bus transceiver 3-State
74ABT16500CDGG-T NXP

获取价格

 		暂无描述
74ABT16500CDG-T NXP

获取价格

 		IC ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74ABT16500CDL NXP

获取价格

 		18-bit universal bus transceiver 3-State
74ABT16500CDL-T ETC

获取价格

 		18-Bit Bus Transceiver
74ABT16500CMTD FAIRCHILD

获取价格

 		18-Bit Universal Bus Transceivers with 3-STATE Outputs
74ABT16500CMTDX FAIRCHILD

获取价格

 		18-Bit Bus Transceiver
74ABT16500CSSC FAIRCHILD

获取价格

 		18-Bit Universal Bus Transceivers with 3-STATE Outputs
74ABT16500CSSCX FAIRCHILD

获取价格

 		18-Bit Bus Transceiver

与74ABT16500BDGGRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证