5秒后页面跳转
74F533PC PDF预览

74F533PC

更新时间: 2024-02-04 04:48:08
品牌 Logo 应用领域
美国国家半导体 - NSC 锁存器逻辑集成电路光电二极管驱动
页数 文件大小 规格书
8页 168K
描述
Octal Transparent Latch with TRI-STATE Outputs

74F533PC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.68
系列:F/FASTJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.6 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):61 mAProp。Delay @ Nom-Sup:10 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.3 mm
Base Number Matches:1

74F533PC 数据手册

 浏览型号74F533PC的Datasheet PDF文件第2页浏览型号74F533PC的Datasheet PDF文件第3页浏览型号74F533PC的Datasheet PDF文件第4页浏览型号74F533PC的Datasheet PDF文件第5页浏览型号74F533PC的Datasheet PDF文件第6页浏览型号74F533PC的Datasheet PDF文件第7页 
May 1995  
54F/74F533  
Octal Transparent Latch with TRI-STATE Outputs  
É
General Description  
Features  
Y
Eight latches in a single package  
The ’F533 consists of eight latches with TRI-STATE outputs  
for bus organized system applications. The flip-flops appear  
transparent to the data when Latch Enable (LE) is HIGH.  
When LE is LOW, the data that meets the setup times is  
latched. Data appears on the bus when the Output Enable  
(OE) is LOW. When OE is HIGH the bus output is in the high  
impedance state. The ’F533 is the same as the ’F373, ex-  
cept that the outputs are inverted.  
Y
TRI-STATE outputs for bus interfacing  
Y
Inverted version of the ’F373  
Y
Guaranteed 4000V minimum ESD protection  
Package  
Commercial  
74F533PC  
Military  
Package Description  
Number  
N20A  
J20A  
20-Lead (0.300 Wide) Molded Dual-In-Line  
×
54F533DM (Note 2)  
20-Lead Ceramic Dual-In-Line  
74F533SC (Note 1)  
74F533SJ (Note 1)  
M20B  
M20D  
W20A  
E20A  
20-Lead (0.300 Wide) Molded Small Outline, JEDEC  
×
20-Lead (0.300 Wide) Molded Small Outline, EIAJ  
×
54F533FM (Note 2)  
54F533LM (Note 2)  
20-Lead Cerpack  
20-Lead Ceramic Leadless Chip Carrier, Type C  
e
Note 1: Devices also available in 13 reel. Use suffix  
SCX and SJX.  
×
Note 2: Military grade device with environmental and burn-in processing. Use suffix  
e
DMQB, FMQB and LMQB.  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP, SOIC and Flatpak  
Pin Assignment  
for LCC  
IEEE/IEC  
TL/F/9548–3  
TL/F/9548–4  
TL/F/9548–2  
TL/F/9548–1  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/9548  
RRD-B30M75/Printed in U. S. A.  

与74F533PC相关器件

型号 品牌 描述 获取价格 数据表
74F533PCQB NSC Octal Transparent Latch with TRI-STATE Outputs

获取价格

74F533PCQR TI F/FAST SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, PLASTIC, DIP-20

获取价格

74F533PCX NSC Octal Transparent Latch with TRI-STATE Outputs

获取价格

74F533PMQB NSC Octal Transparent Latch with TRI-STATE Outputs

获取价格

74F533PMX NSC Octal Transparent Latch with TRI-STATE Outputs

获取价格

74F533QC TI F/FAST SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PQCC20, PLASTIC, CC-20

获取价格