3.3 VOLTHIGH-DENSITYSUPERSYNCII™72-BITFIFO
512 x 72, 1,024 x 72
2,048 x 72, 4,096 x 72
8,192 x 72, 16,384 x 72
32,768 x 72, 65,536 x 72
IDT72V7230, IDT72V7240
IDT72V7250, IDT72V7260
IDT72V7270, IDT72V7280
IDT72V7290,IDT72V72100
• Master Reset clears entire FIFO
FEATURES:
•
Partial Reset clears data, but retains programmable settings
• Choose among the following memory organizations:
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
• Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
• Program programmable flags by either serial or parallel means
• Select IDT Standard timing (using EF and FF flags) or First Word
Fall Through timing (using OR and IR flags)
IDT72V7230
IDT72V7240
IDT72V7250
IDT72V7260
IDT72V7270
IDT72V7280
IDT72V7290
512 x 72
1,024 x 72
2,048 x 72
4,096 x 72
8,192 x 72
16,384 x 72
32,768 x 72
IDT72V72100 65,536 x 72
• 100 MHz operation (10 ns read/write cycle time)
• User selectable input and output port bus-sizing
- x72 in to x72 out
- x72 in to x36 out
- x72 in to x18 out
•
Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write Clocks (permit reading and writing
simultaneously)
• Asynchronous operation of Output Enable, OE
• Read Chip Select ( RCS ) on Read Side
- x36 in to x72 out
- x18 in to x72 out
• Available in a 256-pin Fine Pitch Ball Grid Array package (PBGA)
• Features JTAG (Boundary Scan)
•
Big-Endian/Little-Endian user selectable word representation
• Fixed, low first word latency
• High-performance submicron CMOS technology
• Industrial temperature range (–40°C to +85°C) is available
• Zero latency retransmit
• Auto power down minimizes standby power consumption
FUNCTIONALBLOCKDIAGRAM
D0 -Dn (x72, x36 or x18)
LD SEN
SCLK
WEN
WCLK
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
FLAG
LOGIC
WRITE CONTROL
LOGIC
RAM ARRAY
512 x 72
HF
FWFT/SI
PFM
1,024 x 72
2,048 x 72
4,096 x 72
8,192 x 72
16,384 x 72
32,768 x 72
65,536 x 72
FSEL0
FSEL1
WRITE POINTER
READ POINTER
BE
CONTROL
LOGIC
IP
READ
CONTROL
LOGIC
RT
BM
IW
OW
BUS
OUTPUT REGISTER
RM
CONFIGURATION
MRS
PRS
RESET
LOGIC
RCLK
TCK
TRST
TMS
TDO
TDI
REN
RCS
JTAG
CONTROL
(BOUNDARY SCAN)
OE
4680 drw01
Q0 -Qn (x72, x36 or x18)
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
DECEMBER 2003
COMMERCIAL TEMPERATURE RANGE
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-4680/10