5秒后页面跳转
72V3643L15PFG8 PDF预览

72V3643L15PFG8

更新时间: 2024-09-26 01:02:23
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
28页 213K
描述
3.3 VOLT CMOS SyncFIFO WITH

72V3643L15PFG8 数据手册

 浏览型号72V3643L15PFG8的Datasheet PDF文件第2页浏览型号72V3643L15PFG8的Datasheet PDF文件第3页浏览型号72V3643L15PFG8的Datasheet PDF文件第4页浏览型号72V3643L15PFG8的Datasheet PDF文件第5页浏览型号72V3643L15PFG8的Datasheet PDF文件第6页浏览型号72V3643L15PFG8的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncFIFOTM WITH  
BUS-MATCHING  
256 x 36  
IDT72V3623  
IDT72V3643  
1,024 x 36  
Reset clears data and configures FIFO, Partial Reset clears  
data but retains configuration settings  
Mailbox bypass registers for each FIFO  
Free-running CLKA and CLKB may be asynchronous or  
coincident (simultaneous reading and writing of data on a single  
clock edge is permitted)  
FEATURES:  
Memory storage capacity:  
IDT72V3623–256 x 36  
IDT72V3643–1,024 x 36  
Clock frequencies up to 100 MHz (6.5 ns access time)  
Clocked FIFO buffering data from Port A to Port B  
IDT Standard timing (using EF and FF) or First Word Fall  
Through Timing (using OR and IR flag functions)  
Programmable Almost-Empty and Almost-Full flags; each has  
three default offsets (8, 16 and 64)  
Serial or parallel programming of partial flags  
Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits  
(byte)  
Easily expandable in width and depth  
Auto power down minimizes power dissipation  
Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)  
Pin and functionally compatible versions of the 5V operating  
IDT723623/723643  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
Big- or Little-Endian format for word and byte bus sizes  
FUNCTIONAL BLOCK DIAGRAM  
MBF1  
Mail 1  
Register  
CLKA  
CSA  
Port-A  
W/RA  
Control  
ENA  
Logic  
MBA  
36  
RAM ARRAY  
36  
36  
FIFO1  
RS1  
RS2  
PRS  
256 x 36  
1,024 x 36  
Mail1,  
Mail2,  
Reset  
Logic  
36  
Read  
Pointer  
Write  
Pointer  
A0-A35  
B0-B35  
Status Flag  
Logic  
EF/OR  
A E  
FF/IR  
AF  
36  
36  
SPM  
FS0/SD  
FS1/SEN  
Programmable Flag  
Offset Registers  
Timing  
Mode  
FWFT  
10  
CLKB  
CSB  
W/RB  
ENB  
MBB  
BE  
Port-B  
Control  
Logic  
BM  
SIZE  
Mail 2  
Register  
4662 drw01  
MBF2  
CIDTOandMtheMIDTElogRoaCrereIgAisteLredtrTadeEmaMrkoPfInEtegRrateAdDTevUiceTRecEhnologRy,IAnc.NSyGncFEIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
MARCH 2015  
1
©
2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4662/7  

与72V3643L15PFG8相关器件

型号 品牌 获取价格 描述 数据表
72V3644L10PF8 IDT

获取价格

TQFP-128, Reel
72V3644L10PFG IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3644L10PFG8 IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3644L15PF IDT

获取价格

TQFP-128, Tray
72V3644L15PFG IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3644L15PFG8 IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3646L10PF8 IDT

获取价格

TQFP-128, Reel
72V3646L12PF8 IDT

获取价格

TQFP-128, Reel
72V3646L12PF9 IDT

获取价格

TQFP-128, Tray
72V3646L15PFG IDT

获取价格

Bi-Directional FIFO, 1KX36, 10ns, Synchronous, CMOS, PQFP128, GREEN, TQFP-128