5秒后页面跳转
72V3612 PDF预览

72V3612

更新时间: 2024-09-17 14:58:15
品牌 Logo 应用领域
瑞萨 - RENESAS 先进先出芯片
页数 文件大小 规格书
25页 285K
描述
64 x 36 x 2 SyncBiFIFO, 3.3V

72V3612 数据手册

 浏览型号72V3612的Datasheet PDF文件第2页浏览型号72V3612的Datasheet PDF文件第3页浏览型号72V3612的Datasheet PDF文件第4页浏览型号72V3612的Datasheet PDF文件第5页浏览型号72V3612的Datasheet PDF文件第6页浏览型号72V3612的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncBiFIFOTM  
64 x 36 x 2  
72V3612  
Passive parity checking on each port  
Parity generation can be selected for each port  
Available in space saving 120-pin thin quad flat package (TQFP)  
Green parts available, see ordering information  
FEATURES:  
Two independent clocked FIFOs (64 x 36 storage capacity each)  
buffering data in opposite directions  
Supports clock frequencies up to 83 MHz  
Fast access times of 8ns  
DESCRIPTION:  
Free-running CLKA and CLKB can be asynchronous or  
coincident (simultaneous reading and writing of data on a  
single clock edge is permitted)  
Mailbox bypass Register for each FIFO  
Programmable Almost-Full and Almost-Empty Flags  
Microprocessor interface control logic  
TheIDT72V3612isdesignedtorunoffa3.3Vsupplyforexceptionallylow-  
powerconsumption. Thisdeviceisamonolithichigh-speed,low-powerCMOS  
bi-directionalclockedFIFOmemory. Itsupportsclockfrequenciesupto83MHz  
andhasreadaccesstimesasfastas8ns. TheFIFOoperatesinIDTStandard  
mode. Two independent 64 x 36 dual-port SRAM FIFOs on board the chip  
bufferdatainoppositedirections. EachFIFOhasflagstoindicateemptyand  
fullconditionsandtwoprogrammableflags(Almost-FullandAlmost-Empty)to  
EFA , FFA , AEA , and AFA flags synchronized by CLKA  
EFB , FFB , AEB , and AFB flags synchronized by CLKB  
FUNCTIONAL BLOCK DIAGRAM  
CLKA  
CSA  
W/RA  
ENA  
Port-A  
Control  
Logic  
MBF1  
PEFB  
MBA  
Parity  
Gen/Check  
Mail 1  
Register  
PGB  
RAM  
ARRAY  
64 x 36  
36  
RST  
Device  
Control  
ODD/  
EVEN  
Read  
Pointer  
Write  
Pointer  
EFB  
AEB  
Status Flag  
Logic  
FFA  
AFA  
FIFO1  
36  
FS0  
FS1  
Programmable Flag  
Offset Register  
B0 - B36  
A0 - A35  
FIFO2  
FFB  
AFB  
EFA  
AEA  
Status Flag  
Logic  
Write  
Pointer  
Read  
Pointer  
36  
RAM  
ARRAY  
64 x 36  
PGA  
Mail 2  
Register  
Parity  
Gen/Check  
PEFA  
MBF2  
CLKB  
Port-B  
Control  
Logic  
CSB  
W/RB  
ENB  
MBB  
4659 drw 01  
COMMERCIAL TEMPERATURE RANGE  
1
Feb.19.20  

与72V3612相关器件

型号 品牌 获取价格 描述 数据表
72V3612L12PFG IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3612L12PFG8 IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3612L15PFG IDT

获取价格

Bi-Directional FIFO, 64X36, 10ns, Synchronous, CMOS, PQFP120, GREEN, TQFP-120
72V3612L15PFG8 IDT

获取价格

FIFO, 64X36, 10ns, Synchronous, CMOS, PQFP120, GREEN, TQFP-120
72V3613L12PF8 IDT

获取价格

TQFP-120, Reel
72V3613L12PFG IDT

获取价格

Bi-Directional FIFO, 64X36, 8ns, Synchronous, CMOS, PQFP120, GREEN, TQFP-120
72V3613L12PQF IDT

获取价格

PQFP-132, Tray
72V3613L12PQFG IDT

获取价格

Bi-Directional FIFO, 64X36, 8ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
72V3613L15PQFG IDT

获取价格

Bi-Directional FIFO, 64X36, 10ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
72V3613L20PFG IDT

获取价格

Bi-Directional FIFO, 64X36, 12ns, Synchronous, CMOS, PQFP120, GREEN, TQFP-120