Datasheet > 72V235

72V235

更新时间： 2023-12-20 18:44:34

品牌	Logo	应用领域
瑞萨 - RENESAS		先进先出芯片
页数	文件大小	规格书
26页	375K
描述
2K x 18 SyncFIFO, 3.3V

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72V235 数据手册

3.3 VOLT CMOS SyncFIFO^TM

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18, and 4,096 x 18

IDT72V205, IDT72V215,

IDT72V225, IDT72V235,

IDT72V245

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

• Industrial temperature range (–40°C to +85°C) is available

FEATURES:

• Green parts available, see ordering information

• 256 x 18-bit organization array (IDT72V205)

• 512 x 18-bit organization array (IDT72V215)

• 1,024 x 18-bit organization array (IDT72V225)

• 2,048 x 18-bit organization array (IDT72V235)

• 4,096 x 18-bit organization array (IDT72V245)

• 10 ns read/write cycle time

DESCRIPTION:

TheIDT72V205/72V215/72V225/72V235/72V245arefunctionallycom-

patibleversionsoftheIDT72205LB/72215LB/72225LB/72235LB/72245LB,

designed to run off a 3.3V supply for exceptionally low power consumption.

These devices are very high-speed, low-power First-In, First-Out (FIFO)

memorieswithclockedreadandwritecontrols. TheseFIFOsareapplicable

forawidevarietyofdatabufferingneeds,suchasopticaldiskcontrollers,Local

AreaNetworks(LANs),andinterprocessorcommunication.

• 5V input tolerant

• IDT Standard or First Word Fall Through timing

• Single or double register-buffered Empty and Full flags

• Easily expandable in depth and width

• Asynchronous or coincident Read and Write Clocks

• Asynchronous or synchronous programmable Almost-Empty

and Almost-Full flags with default settings

• Half-Full flag capability

• Output enable puts output data bus in high-impedance state

• High-performance submicron CMOS technology

• Available in a 64-lead thin quad flatpack (TQFP/STQFP)

TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled

byafree-runningclock(WCLK),andaninputenablepin(WEN).Dataisread

intothesynchronousFIFOoneveryclockwhenWENisasserted.Theoutput

portiscontrolledbyanotherclockpin(RCLK)andanotherenablepin(REN).

TheReadClock(RCLK)canbetiedtotheWriteClockforsingleclockoperation

orthetwoclockscanrunasynchronousofoneanotherfordual-clockoperation.

AnOutputEnablepin(OE)isprovidedonthereadportforthree-statecontrol

oftheoutput.

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

WEN

INPUT REGISTER

OFFSET REGISTER

FF/IR

PAF

FLAG

WRITE CONTROL

LOGIC

EF/OR

PAE

LOGIC

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

HF/(WXO)

READ POINTER

WRITE POINTER

WXI

READ CONTROL

LOGIC

EXPANSION LOGIC

(HF)/WXO

RXI

RXO

OUTPUT REGISTER

RESET LOGIC

4294 drw 01

REN

RCLK

Q0-Q17

IDT, IDTlogoareregisteredtrademarksofIntegratedDeviceTechnology, Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.

MARCH 2018

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DSC-4294/8

12 3 4 5 6 7...26

中文翻译

下载PDF

与72V235相关器件

型号	品牌	获取价格	描述	数据表
72V235L10PFG	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10PFG8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10PFGI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10PFGI8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10TFG	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10TFG8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10TFGI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L10TFGI8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V235L15PF8	IDT	获取价格	TQFP-64, Reel
72V235L15PFG	IDT	获取价格	FIFO, 2KX18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64

与72V235相关文章

一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

23
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

23
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

24
解读MAX3238ECPW：一款多通道RS-232线驱动/接收器
2024-07-30

31

产品中心

服务支持

精选活动

关于我们

帮助中心

72V235

72V235 数据手册

与72V235相关器件

与72V235相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V235

72V235 数据手册

与72V235相关器件

与72V235相关文章

您还可以找

您在本页遇到什么问题？