Datasheet > 72V215L15TF8

72V215L15TF8

更新时间： 2024-11-27 10:07:23

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
25页	401K
描述
TQFP-64, Reel

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

72V215L15TF8 数据手册

3.3 VOLT CMOS SyncFIFO^TM

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18, and 4,096 x 18

IDT72V205, IDT72V215,

IDT72V225, IDT72V235,

IDT72V245

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

FEATURES:

• 256 x 18-bit organization array (IDT72V205)

• 512 x 18-bit organization array (IDT72V215)

• 1,024 x 18-bit organization array (IDT72V225)

• 2,048 x 18-bit organization array (IDT72V235)

• 4,096 x 18-bit organization array (IDT72V245)

• 10 ns read/write cycle time

DESCRIPTION:

TheIDT72V205/72V215/72V225/72V235/72V245arefunctionallycom-

patibleversionsoftheIDT72205LB/72215LB/72225LB/72235LB/72245LB,

designed to run off a 3.3V supply for exceptionally low power consumption.

These devices are very high-speed, low-power First-In, First-Out (FIFO)

memorieswithclockedreadandwritecontrols. TheseFIFOsareapplicable

forawidevarietyofdatabufferingneeds,suchasopticaldiskcontrollers,Local

AreaNetworks(LANs),andinterprocessorcommunication.

• 5V input tolerant

• IDT Standard or First Word Fall Through timing

• Single or double register-buffered Empty and Full flags

• Easily expandable in depth and width

• Asynchronous or coincident Read and Write Clocks

• Asynchronous or synchronous programmable Almost-Empty

and Almost-Full flags with default settings

• Half-Full flag capability

• Output enable puts output data bus in high-impedance state

• High-performance submicron CMOS technology

• Available in a 64-lead thin quad flatpack (TQFP/STQFP)

TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled

byafree-runningclock(WCLK),andaninputenablepin(WEN).Dataisread

intothesynchronousFIFOoneveryclockwhenWENisasserted.Theoutput

portiscontrolledbyanotherclockpin(RCLK)andanotherenablepin(REN).

TheReadClock(RCLK)canbetiedtotheWriteClockforsingleclockoperation

orthetwoclockscanrunasynchronousofoneanotherfordual-clockoperation.

AnOutputEnablepin(OE)isprovidedonthereadportforthree-statecontrol

oftheoutput.

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

WEN

INPUT REGISTER

OFFSET REGISTER

FF/IR

PAF

FLAG

WRITE CONTROL

LOGIC

EF/OR

PAE

LOGIC

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

HF/(WXO)

READ POINTER

WRITE POINTER

WXI

READ CONTROL

LOGIC

EXPANSION LOGIC

(HF)/WXO

RXI

RXO

OUTPUT REGISTER

RESET LOGIC

4294 drw 01

REN

RCLK

Q0-Q17

IDT, IDTlogoareregisteredtrademarksofIntegratedDeviceTechnology, Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.

MARCH 2013

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DSC-4294/7

12 3 4 5 6 7...25

中文翻译

下载PDF

72V215L15TF8 替代型号

型号	品牌	替代类型	描述	数据表
72V215L10TFG8	IDT	类似代替	3.3 VOLT CMOS SyncFIFO

与72V215L15TF8相关器件

型号	品牌	获取价格	描述	数据表
72V215L15TFG	IDT	获取价格	FIFO, 512X18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V215L15TFG8	IDT	获取价格	FIFO, 512X18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V215L15TFGI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V215L15TFGI8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V215L15TFI9	IDT	获取价格	FIFO, 512X18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, STQFP-64
72V215L20PF	IDT	获取价格	TQFP-64, Tray
72V215L20PFG	IDT	获取价格	FIFO, 512X18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
72V215L20PFG8	IDT	获取价格	FIFO, 512X18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
72V215L20PFGI	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V215L20PFGI8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO

与72V215L15TF8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

72V215L15TF8

72V215L15TF8 数据手册

72V215L15TF8 替代型号

与72V215L15TF8相关器件

与72V215L15TF8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V215L15TF8

72V215L15TF8 数据手册

72V215L15TF8 替代型号

与72V215L15TF8相关器件

与72V215L15TF8相关文章

您还可以找

您在本页遇到什么问题？