5秒后页面跳转
72V14081L15PFI PDF预览

72V14081L15PFI

更新时间: 2024-09-18 19:14:11
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
9页 125K
描述
FIFO, 4KX8, 10ns, Synchronous/Asynchronous, CMOS, PQFP32

72V14081L15PFI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.92
最长访问时间:10 ns最大时钟频率 (fCLK):66.7 MHz
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
内存密度:32768 bit内存集成电路类型:OTHER FIFO
内存宽度:8湿度敏感等级:3
端子数量:32字数:4096 words
字数代码:4000工作模式:SYNCHRONOUS/ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:4KX8封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大待机电流:0.005 A
子类别:FIFOs最大压摆率:0.02 mA
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:6Base Number Matches:1

72V14081L15PFI 数据手册

 浏览型号72V14081L15PFI的Datasheet PDF文件第2页浏览型号72V14081L15PFI的Datasheet PDF文件第3页浏览型号72V14081L15PFI的Datasheet PDF文件第4页浏览型号72V14081L15PFI的Datasheet PDF文件第5页浏览型号72V14081L15PFI的Datasheet PDF文件第6页浏览型号72V14081L15PFI的Datasheet PDF文件第7页 
3.3 VOLT MULTIMEDIA FIFO  
256 x 8, 512 x 8,  
1,024 x 8, 2,048 x 8,  
and 4,096 x 8  
IDT72V10081, IDT72V11081  
IDT72V12081, IDT72V13081  
IDT72V14081  
DESCRIPTION  
FEATURES  
TheIDT72V10081/72V11081/72V12081/72V13081/72V14081devices  
arelow-powerFirst-In,First-Out(FIFO)memorieswithclockedreadandwrite  
controls. These devices have a 256, 512, 1,024, 2,048 and 4,096 x 8-bit  
memoryarray,respectively.TheseFIFOsareapplicableforawidevarietyof  
databufferingneedssuchasgraphicsandinterprocessorcommunication.  
These FIFOs have 8-bit input and output ports. The input port is  
controlledbya free-runningclock(WCLK)and Write Enable pin(WEN).  
Data is writtenintothe Multimedia FIFOoneveryrisingclockedge when  
the Write Enable pinis asserted.The outputportis controlledbyanother  
clock pin (RCLK) and Read Enable pin (REN). The Read Clock can be  
tiedtothe Write Clockforsingle clockoperationorthe twoclocks canrun  
asynchronous ofone anotherfordual-clockoperation.AnOutputEnable  
pin(OE)is providedonthe readportforthree-state controlofthe output.  
The Multimedia FIFOs have two fixed flags, Empty (EF) and Full (FF).  
TheseFIFOs arefabricatedusingIDT's submicronCMOStechnology.  
256 x 8-bit organization array (IDT72V10081)  
512 x 8-bit organization array (IDT72V11081)  
1,024 x 8-bit organization array (IDT72V12081)  
2,048 x 8-bit organization array (IDT72V13081)  
4,096 x 8-bit organization array (IDT72V14081)  
15 ns read/write cycle time  
5V input tolerant  
Independent Read and Write clocks  
Empty and Full Flags signal FIFO status  
Output Enable puts output data bus in high-impedance state  
Available in 32-pin plastic Thin Quad FlatPack (TQFP)  
Industrial temperature range (–40°C to +85°C)  
FUNCTIONAL BLOCK DIAGRAM  
WCLK  
RCLK  
READ  
CONTROL  
WRITE  
CONTROL  
WEN  
REN  
OE  
FIFO ARRAY  
D0  
- D  
7
Q0 - Q7  
Data In  
x8  
Data Out  
x8  
RESET LOGIC  
FLAG OUTPUTS  
EF  
FF  
RS  
6161 drw01  
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.  
INDUSTRIAL TEMPERATURE RANGES  
NOVEMBER 2003  
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-6161/2  

与72V14081L15PFI相关器件

型号 品牌 获取价格 描述 数据表
72V14081L15PFI8 IDT

获取价格

FIFO, 4KX8, 10ns, Synchronous/Asynchronous, CMOS, PQFP32
72V19160L10BBI IDT

获取价格

FIFO, 64KX16, 6.5ns, Synchronous/Asynchronous, CMOS, PBGA144
72V201L10JG IDT

获取价格

FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
72V201L10JG8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10JGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10JGI8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10PFG IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10PFG8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10PFGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V201L10PFGI8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO