5秒后页面跳转
723653L12PF8 PDF预览

723653L12PF8

更新时间: 2024-11-26 18:47:55
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
29页 322K
描述
TQFP-128, Reel

723653L12PF8 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TQFP
包装说明:TQFP-128针数:128
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.92
最长访问时间:8 ns其他特性:MAIL BOX
最大时钟频率 (fCLK):83 MHz周期时间:12 ns
JESD-30 代码:R-PQFP-G128JESD-609代码:e0
长度:20 mm内存密度:73728 bit
内存集成电路类型:OTHER FIFO内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:128字数:2048 words
字数代码:2000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2KX36可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP128,.63X.87,20封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.001 A子类别:FIFOs
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

723653L12PF8 数据手册

 浏览型号723653L12PF8的Datasheet PDF文件第2页浏览型号723653L12PF8的Datasheet PDF文件第3页浏览型号723653L12PF8的Datasheet PDF文件第4页浏览型号723653L12PF8的Datasheet PDF文件第5页浏览型号723653L12PF8的Datasheet PDF文件第6页浏览型号723653L12PF8的Datasheet PDF文件第7页 
CMOS SyncFIFOTM WITH BUS-MATCHING  
2,048 x 36  
4,096 x 36  
8,192 x 36  
IDT723653  
IDT723663  
IDT723673  
Big- or Little-Endian format for word and byte bus sizes  
Retransmit Capability  
Reset clears data and configures FIFO, Partial Reset clears data  
but retains configuration settings  
FEATURES  
Memory storage capacity:  
IDT723653  
IDT723663  
IDT723673  
2,048 x 36  
4,096 x 36  
8,192 x 36  
Mailbox bypass registers for each FIFO  
Free-running CLKA and CLKB may be asynchronous or  
coincident (simultaneous reading and writing of data on a single  
clock edge is permitted)  
Clock frequencies up to 83 MHz (8 ns access time)  
Clocked FIFO buffering data from Port A to Port B  
IDT Standard timing (using EF and FF) or First Word Fall  
Through Timing (using OR and IR flag functions)  
Programmable Almost-Empty and Almost-Full flags; each has  
five default offsets (8, 16, 64, 256 and 1,024)  
Serial or parallel programming of partial flags  
Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits  
(byte)  
Easily expandable in width and depth  
Auto power down minimizes power dissipation  
Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)  
Pin compatible with the lower density parts, IDT723623/723633/  
723643  
Industrial temperature range (–40°C to +85°C) is available  
FUNCTIONAL BLOCK DIAGRAM  
MBF1  
Mail 1  
Register  
CLKA  
CSA  
Port-A  
W/RA  
Control  
ENA  
Logic  
MBA  
36  
RAM ARRAY  
36  
36  
FIFO1  
Mail1,  
Mail2,  
Reset  
Logic  
2,048 x 36  
4,096 x 36  
8,192 x 36  
RS1  
RS2  
PRS  
36  
RT  
RTM  
FIFO  
Retransmit  
Logic  
Write  
Pointer  
Read  
Pointer  
A0-A35  
B0-B35  
Status Flag  
Logic  
EF/OR  
AE  
FF/IR  
AF  
36  
36  
FS2  
FS0/SD  
FS1/SEN  
Programmable Flag  
Offset Registers  
Timing  
Mode  
FWFT  
13  
CLKB  
CSB  
W/RB  
ENB  
MBB  
BE  
Port-B  
Control  
Logic  
BM  
SIZE  
Mail 2  
Register  
5610 drw01  
MBF2  
CIDTOandMtheMIDTElogRoarCetrIadAemLarksoTfInEtegMratePdDEevRiceATecThnUologRy,IEnc.SyRncFAIFONisaGtraEdemarkofIntegratedDeviceTechnology,Inc.  
NOVEMBER 2003  
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-5610/5  

与723653L12PF8相关器件

型号 品牌 获取价格 描述 数据表
723653L12PF9 IDT

获取价格

TQFP-128, Tray
723653L12PFG IDT

获取价格

FIFO, 2KX36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
723653L15 IDT

获取价格

CMOS SyncFIFOTM WITH BUS-MATCHING
723653L15PF IDT

获取价格

TQFP-128, Tray
723653L15PF8 IDT

获取价格

TQFP-128, Reel
723653L15PF9 IDT

获取价格

TQFP-128, Tray
723653L20PF IDT

获取价格

TQFP-128, Tray
723653L20PF8 IDT

获取价格

TQFP-128, Reel
723653L20PF9 IDT

获取价格

TQFP-128, Tray
723654L12PF IDT

获取价格

TQFP-128, Tray