CMOS SyncBiFIFOTM WITH BUS-MATCHING
256 x 36 x 2,
512 x 36 x 2,
1,024 x 36 x 2
IDT723624
IDT723634
IDT723644
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
• Serial or parallel programming of partial flags
• Port B bus sizing of 36-bits (long word), 18-bits (word) and
9-bits (byte)
• Big- or Little-Endian format for word and byte bus sizes
• Master Reset clears data and configures FIFO, Partial Reset
clears data but retains configuration settings
• Mailbox bypass registers for each FIFO
• Free-running CLKA and CLKB may be asynchronous or coinci-
dent (simultaneous reading and writing of data on a single clock
edge is permitted)
FEATURES:
• Memory storage capacity:
IDT723624
IDT723634
IDT723644
–
–
–
256 x 36 x 2
512 x 36 x 2
1,024 x 36 x 2
• Clock frequencies up to 67 MHz (10 ns access time)
• Two independent clocked FIFOs buffering data in opposite
directions
• Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags
functions) or First Word Fall Through Timing (using ORA, ORB,
IRA, and IRB flag functions)
• Auto power down minimizes power dissipation
• Available in space saving 128-pin Thin Quad Flatpack (TQFP)
• Green parts available, see ordering information
• Programmable Almost-Empty and Almost-Full flags; each has
three default offsets (8, 16 and 64)
FUNCTIONAL BLOCK DIAGRAM
MBF1
Mail 1
Register
CLKA
Port-A
Control
Logic
CSA
W/RA
ENA
RAM ARRAY
256 x 36
36
36
MBA
512 x 36
1,024 x 36
36
FIFO1,
Mail1
Reset
Logic
MRS1
PRS1
Write
Pointer
Read
Pointer
36
Status Flag
Logic
EFB/ORB
AEB
FFA/IRA
AFA
FIFO1
FIFO2
SPM
FS0/SD
FS1/SEN
A0-A35
Programmable Flag
Offset Registers
Timing
Mode
FWFT
B0-B35
10
EFA/ORA
Status Flag
Logic
FFB/IRB
AFB
AEA
36
Read
Pointer
Write
Pointer
36
FIFO2,
Mail2
Reset
Logic
MRS2
PRS2
RAM ARRAY
256 x 36
36
36
512 x 36
CLKB
CSB
W/RB
ENB
MBB
BE
1,024 x 36
Port-B
Control
Logic
Mail 2
Register
BM
SIZE
MBF2
3270 drw01
IDTandtheIDTlogoareregisteredtrademarkofIntegratedDeviceTechnology,Inc.SyncBiFIFOisatrademarkofIntegratedDeviceTechnology,Inc.
COMMERCIALTEMPERATURERANGE
MARCH 2018
1
© 2018 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-3270/6