5秒后页面跳转
7201 PDF预览

7201

更新时间: 2023-12-20 18:44:28
品牌 Logo 应用领域
瑞萨 - RENESAS 先进先出芯片
页数 文件大小 规格书
15页 278K
描述
512 x 9 AsyncFIFO, 5.0V

7201 数据手册

 浏览型号7201的Datasheet PDF文件第2页浏览型号7201的Datasheet PDF文件第3页浏览型号7201的Datasheet PDF文件第4页浏览型号7201的Datasheet PDF文件第5页浏览型号7201的Datasheet PDF文件第6页浏览型号7201的Datasheet PDF文件第7页 
CMOS ASYNCHRONOUS FIFO  
256 x 9, 512 x 9 and 1,024 x 9  
IDT7200L  
IDT7201LA  
IDT7202LA  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
Industrial temperature range (–40oC to +85oC) is available  
(plastic packages only)  
Green parts available, see ordering information  
FEATURES:  
First-In/First-Out dual-port memory  
256 x 9 organization (IDT7200)  
512 x 9 organization (IDT7201)  
1,024 x 9 organization (IDT7202)  
Low power consumption  
— Active: 440mW (max.)  
DESCRIPTION:  
TheIDT7200/7201/7202aredual-portmemoriesthatloadandemptydata  
onafirst-in/first-outbasis. ThedevicesuseFullandEmptyflagstopreventdata  
overflowandunderflowandexpansionlogictoallowforunlimitedexpansion  
capability in both word size and depth.  
—Power-down: 28mW (max.)  
Ultra high speed—12ns access time  
Asynchronous and simultaneous read and write  
Fully expandable by both word depth and/or bit width  
720x family is pin and functionally compatible from 256 x 9 to 64k x 9  
Status Flags: Empty, Half-Full, Full  
Auto-retransmit capability  
High-performance CEMOS™ technology  
Military product compliant to MIL-STD-883, Class B  
Standard Military Drawing #5962-87531, 5962-89666, 5962-89863  
and 5962-89536 are listed on this function  
Dual versions available in the TSSOP package. For more informa-  
tion, see IDT7280/7281/7282 data sheet  
IDT7280 = 2 x IDT7200  
The reads and writes are internally sequential through the use of ring  
pointers,withnoaddressinformationrequiredtoloadandunloaddata. Data  
istoggledinandoutofthedevicesthroughtheuseoftheWrite(W)andRead  
(R) pins.  
Thedevicesutilizea9-bitwidedataarraytoallowforcontrolandparitybits  
attheuser’soption. Thisfeatureisespeciallyusefulindatacommunications  
applicationswhereitisnecessarytouseaparitybitfortransmission/reception  
errorchecking. ItalsofeaturesaRetransmit(RT)capabilitythatallowsforreset  
of the read pointer to its initial position when RT is pulsed LOW to allow for  
retransmissionfromthebeginningofdata. AHalf-FullFlagisavailableinthe  
singledevicemodeandwidthexpansionmodes.  
TheseFIFOsarefabricatedusinghigh-speedCMOStechnology. They  
aredesignedforthoseapplicationsrequiringasynchronousandsimultaneous  
read/writes in multiprocessing and rate buffer applications. Military grade  
productismanufacturedincompliancewithMIL-STD-883,ClassB.  
IDT7281 = 2 x IDT7201  
IDT7282 = 2 x IDT7202  
FUNCTIONAL BLOCK DIAGRAM  
DATA INPUTS  
(D0-D8)  
WRITE  
CONTROL  
W
RAM  
ARRAY  
256 x 9  
WRITE  
POINTER  
READ  
POINTER  
512 x 9  
1,024 x 9  
THREE-  
STATE  
BUFFERS  
RS  
DATA OUTPUTS  
READ  
(Q0-Q8)  
RESET  
LOGIC  
R
CONTROL  
FLAG  
LOGIC  
EF  
FF  
FL/RT  
EXPANSION  
2679 drw 01  
XO/HF  
XI  
LOGIC  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.  
NOVEMBER 2017  
COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES  
1
©
DSC-2679/15