5秒后页面跳转
71V124HSA12PH PDF预览

71V124HSA12PH

更新时间: 2024-09-24 05:58:39
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 115K
描述
Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, TSOP2-32

71V124HSA12PH 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSOP2
包装说明:TSOP2-32针数:32
Reach Compliance Code:not_compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.36
最长访问时间:12 ns其他特性:ALSO OPERATES WITH 3V TO 3.6 V SUPPLY
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
长度:20.95 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:1功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP32,.46封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
最大待机电流:0.01 A最小待机电流:3 V
子类别:SRAMs最大压摆率:0.13 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3.15 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mm

71V124HSA12PH 数据手册

 浏览型号71V124HSA12PH的Datasheet PDF文件第2页浏览型号71V124HSA12PH的Datasheet PDF文件第3页浏览型号71V124HSA12PH的Datasheet PDF文件第4页浏览型号71V124HSA12PH的Datasheet PDF文件第5页浏览型号71V124HSA12PH的Datasheet PDF文件第6页浏览型号71V124HSA12PH的Datasheet PDF文件第7页 
3.3V CMOS Static RAM  
1 Meg (128K x 8-Bit)  
Center Power &  
IDT71V124SA/HSA  
Ground Pinout  
Features  
Description  
128K x 8 advanced high-speed CMOS static RAM  
JEDEC revolutionary pinout (center power/GND) for  
reduced noise  
TheIDT71V124isa1,048,576-bithigh-speedstaticRAMorganized  
as128Kx8.ItisfabricatedusingIDT’shigh-performance,high-reliability  
CMOStechnology.Thisstate-of-the-arttechnology,combinedwithinno-  
vativecircuitdesigntechniques,providesacost-effectivesolutionforhigh-  
speedmemoryneeds. The JEDECcenterpower/GNDpinoutreduces  
noisegenerationandimprovessystemperformance.  
Equal access and cycle times  
– Commercial:10/12/15/20ns  
Industrial:10/12/15/20ns  
One Chip Select plus one Output Enable pin  
Inputs and outputs are LVTTL-compatible  
Single 3.3V supply  
Low power consumption via chip deselect  
Available in a 32-pin 300- and 400-mil Plastic SOJ, and  
32-pin Type II TSOP packages.  
TheIDT71V124has anoutputenablepinwhichoperates as fastas  
5ns, with address access times as fast as 9ns available. All bidirec-  
tionalinputs andoutputs oftheIDT71V124areLVTTL-compatibleand  
operation is from a single 3.3V supply. Fully static asynchronous  
circuitry is used; no clocks or refreshes are required for operation.  
FunctionalBlockDiagram  
A0  
1,048,576-BIT  
MEMORY ARRAY  
ADDRESS  
DECODER  
A16  
8
8
I/O0 - I/O7  
I/O CONTROL  
.
8
WE  
OE  
CS  
CONTROL  
LOGIC  
3873 drw 01  
OCTOBER 2008  
1
DSC-3873/09  
©2007-IntegratedDeviceTechnology,Inc.  

与71V124HSA12PH相关器件

型号 品牌 获取价格 描述 数据表
71V124HSA12PHGI IDT

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
71V124HSA12TY IDT

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
71V124HSA12YG IDT

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
71V124HSA12YGI IDT

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
71V124HSA12YI IDT

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
71V124HSA15PH IDT

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32
71V124HSA15TYG IDT

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32
71V124HSA15Y IDT

获取价格

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32
71V124HSA20PH IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32
71V124HSA20PHG IDT

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32