HIGH-SPEED 32/16K x 16
SYNCHRONOUS
IDT709279/69S/L
DUAL-PORT STATIC RAM
Features
◆
◆
True Dual-Ported memory cells which allow simultaneous
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 4ns setup to clock and 1ns hold on all control, data, and
addressinputs
access of the same memory location
High-speed clock to data access
◆
◆
– Commercial:6.5/7.5/9/12/15ns(max.)
– Industrial:12ns (max.)
Low-power operation
◆
– Data input, address, and control registers
– IDT709279/69S
Active:950mW(typ.)
Standby: 5mW (typ.)
– IDT709279/69L
Active:950mW(typ.)
Standby: 1mW (typ.)
Flow-Through or Pipelined output mode on either port via
the FT/PIPE pin
Counter enable and reset features
– Fast 6.5ns clock to data out in the Pipelined output mode
– Self-timedwriteallowsfastcycletime
– 10ns cycle time, 100MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
TTL- compatible, single 5V (±10%) power supply
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
◆
◆
◆
◆
◆
◆
Available in a 100-pin Thin Quad Flatpack (TQFP) package
FunctionalBlockDiagram
R/W
R
R/W
L
UBR
UBL
CE0L
CE1L
CE0R
CE1R
1
1
0
0
0/1
0/1
LB
OE
R
LB
OE
L
R
L
1a 0a
1b 0b
0a 1a
0b 1b
b
FT/PIPE
L
0/1
b
a
0/1
a
FT/PIPE
R
,
,
I/O8L
I/O15L
-
I/O8R-I/O15R
I/O
Control
I/O
Control
I/O0L-I/O7L
I/O0R-I/O7R
(1)
(1)
A
14R
0R
A
14L
Counter/
Address
Reg.
Counter/
Address
Reg.
A
MEMORY
ARRAY
A
0L
CLK
ADS
CNTEN
R
CLK
ADS
CNTEN
L
L
L
R
R
CNTRST
L
CNTRST
R
3243 drw 01
NOTE:
1. A14X is a NC for IDT709269.
JANUARY 2009
1
DSC-3243/14
©2009IntegratedDeviceTechnology,Inc.