5秒后页面跳转
70261S25PFG8 PDF预览

70261S25PFG8

更新时间: 2024-09-19 00:36:19
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
20页 203K
描述
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

70261S25PFG8 数据手册

 浏览型号70261S25PFG8的Datasheet PDF文件第2页浏览型号70261S25PFG8的Datasheet PDF文件第3页浏览型号70261S25PFG8的Datasheet PDF文件第4页浏览型号70261S25PFG8的Datasheet PDF文件第5页浏览型号70261S25PFG8的Datasheet PDF文件第6页浏览型号70261S25PFG8的Datasheet PDF文件第7页 
HIGH-SPEED  
16K x 16 DUAL-PORT  
STATIC RAM WITH INTERRUPT  
IDT70261S/L  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
Features  
IDT70261 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
– Commercial:15/20/25/35/55ns(max.)  
– Industrial 20/25ns (max.)  
Low-power operation  
– IDT70261S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
– IDT70261L  
Active:750mW(typ.)  
Standby: 1mW (typ.)  
Separate upper-byte and lower-byte control for multiplexed  
bus compatibility  
Fully asynchronous operation from either port  
TTL-compatible, single 5V ( 10%) power supply  
Available in 100-pin Thin Quad Flatpack  
Industrial temperature range (-40OC to +85OC) is available  
for selected speeds  
Green parts available. See ordering information  
Functional Block Diagram  
R/  
UB  
W
L
L
R/  
W
R
UBR  
LB  
CE  
OE  
L
LB  
CE  
OE  
R
L
L
R
R
I/O8L-I/O15L  
I/O8R-I/O15R  
I/O  
I/O  
Control  
Control  
I/O0L-I/O7L  
(1,2)  
I/O0R-I/O7R  
(1,2)  
BUSY  
L
BUSY  
R
A
13L  
A
13R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
0R  
14  
14  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
R
CE  
OE  
R/W  
L
R
L
R
L
SEM  
R
(2)  
SEM  
L
(2)  
INTR  
INTL  
M/S  
3039 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY and INT outputs are non-tri-stated push-pull.  
JUNE 2018  
1
DSC 3039/12  
©2018 Integrated Device Technology, Inc.  

与70261S25PFG8相关器件

型号 品牌 获取价格 描述 数据表
70261S25PFGI IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
70261S25PFGI8 IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
70261S35PFG IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
70261S35PFG8 IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
70261S35PFGI IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
70261S35PFGI8 IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT
70261S55PFG IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT
70261S55PFG8 IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT
70261S55PFGI IDT

获取价格

Dual-Port SRAM, 16KX16, 55ns, CMOS, PQFP100
70261S55PFGI8 IDT

获取价格

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT