5秒后页面跳转
7025L17FGB8 PDF预览

7025L17FGB8

更新时间: 2022-05-14 22:07:41
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
22页 201K
描述
HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

7025L17FGB8 数据手册

 浏览型号7025L17FGB8的Datasheet PDF文件第2页浏览型号7025L17FGB8的Datasheet PDF文件第3页浏览型号7025L17FGB8的Datasheet PDF文件第4页浏览型号7025L17FGB8的Datasheet PDF文件第5页浏览型号7025L17FGB8的Datasheet PDF文件第6页浏览型号7025L17FGB8的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7025S/L  
8K x 16 DUAL-PORT  
STATIC RAM  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
IDT7025 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = H for BUSY output flag on Master  
M/S = L for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Battery backup operation—2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin  
Quad Flatpack  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
– Military:20/25/35/55/70ns(max.)  
– Industrial: 55ns (max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
– IDT7025S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
– IDT7025L  
Active:750mW(typ.)  
Standby: 1mW (typ.)  
Separate upper-byte and lower-byte control for multiplexed  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
bus compatibility  
FunctionalBlockDiagram  
R/W  
R
R
R/W  
L
L
UB  
UB  
LB  
R
LB  
L
CEL  
L
CER  
OE  
OE  
R
I/O8L-I/O15L  
I/O0L-I/O7L  
I/O8R-I/O15R  
I/O  
Control  
I/O  
Control  
I/O0R-I/O7R  
(1,2)  
(1,2)  
R
BUSY  
BUSY  
L
A
12R  
0R  
A
12L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
L
R
L
R
SEM  
L
SEM  
R
(2)  
INT (2)  
L
INTR  
M/S  
2683 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
MARCH 2018  
1
DSC 2683/12  
©2018 Integrated Device Technology, Inc.  

与7025L17FGB8相关器件

型号 品牌 描述 获取价格 数据表
7025L17FGI8 IDT HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

获取价格

7025L17GG8 IDT Dual-Port SRAM

获取价格

7025L17GGB8 IDT HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

获取价格

7025L17GGI8 IDT HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

获取价格

7025L17JG IDT Dual-Port SRAM

获取价格

7025L17JG8 IDT Dual-Port SRAM

获取价格